This 28-bit 1:2 registered buffer with parity is designed for 1.7V to 1.9V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The IDT74SSTUBH32865A operates from a differential clock (CLK and CLK). .
• Double Drive strength for heavily-loaded DIMM
applications
• 28-bit 1:2 registered buffer with parity check functionality
• Supports SSTL_18 JEDEC specification on data inputs
•
•
•
and outputs Supports LVCMOS switching levels on CSGateEN and RESET inputs Low voltage operation: VDD = 1.7V to 1.9V Available in 160-ball LFBGA package
Applications
• DDR2 Memory Modules
• Provides complete DDR DIMM solution with
ICS98ULPA877A or IDTCSPUA877A
• Ideal for DDR2 400, 533, 667, and 800
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
1
IDT74SSTUBH32865A
7103/10
IDT74SSTUBH32865A 28-BIT 1:2 REGISTERED BU.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | ICSSSTUAH32868A |
IDT |
28-BIT CONFIGURABLE REGISTERED BUFFER | |
2 | ICSSSTUA32S869B |
ICS |
14-Bit Configurable Registered Buffer | |
3 | ICSSSTUAF32865A |
IDT |
25-BIT CONFIGURABLE REGISTERED BUFFER | |
4 | ICSSSTUAF32866B |
IDT |
25-BIT CONFIGURABLE REGISTERED BUFFER | |
5 | ICSSSTUAF32866C |
IDT |
25-BIT CONFIGURABLE REGISTERED BUFFER | |
6 | ICSSSTUAF32868A |
IDT |
28-BIT CONFIGURABLE REGISTERED BUFFER | |
7 | ICSSSTUAF32868B |
IDT |
28-BIT CONFIGURABLE REGISTERED BUFFER | |
8 | ICSSSTUAF32869A |
IDT |
14-BIT CONFIGURABLE REGISTERED BUFFER | |
9 | ICSSSTU32864 |
ICS |
25-Bit Configurable Registered Buffer | |
10 | ICSSSTU32866 |
Integrated Circuit System |
25-Bit Configurable Registered Buffer | |
11 | ICSSSTUB32864A |
ICS |
25-Bit Configurable Registered Buffer | |
12 | ICSSSTUB32866B |
ICS |
25-Bit Configurable Registered Buffer |