logo
Recherchez avec le numéro de pièce ainsi que le fabricant ou la description
Preview

HD74LS11 - Hitachi Semiconductor

Download Datasheet
Stock / Price

HD74LS11 Triple 3-input Positive AND Gates

Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° + 0.10 Hitachi Code JEDEC EIAJ Weight (reference value) DP-14 Conforms Conforms 0.97 g Unit: mm 10.06 10.5 Max 14 8 5.5 1 7 *0.22 ± 0.05 0.20 ± 0.04 2.20 Max 7.80 – 0.30 1.15 0° – 8° + 0.20 1.42 Max 1.27 *0.4.

Features

rty rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party’s rights, including intellectual property rights, in connection with use of the information contained in this document. 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use. 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi’s sales office before using the.

The same part from a different manufacturer

Datasheet HD74LS11 - Renesas HD74LS11

HD74LS11 / HD74LS15 Triple 3-input Positive AND Gates / Triple 3-input Positive AND Gates (with Open Collector Outputs) .

Related Product

No. Partie # Fabricant Description Fiche Technique
1 HD74LS10
Hitachi Semiconductor
Triple 3-input Positive NAND Gates Datasheet
2 HD74LS10
Renesas
Triple 3-Input Positive NAND Gates Datasheet
3 HD74LS107A
Hitachi Semiconductor
Dual J-K Negative-edge-triggered Flip-Flops Datasheet
4 HD74LS107A
Renesas
Dual J-K Negative-edge-triggered Flip-Flops Datasheet
5 HD74LS107AP
Renesas
Dual J-K Negative-edge-triggered Flip-Flops Datasheet
6 HD74LS109
Hitachi Semiconductor
Dual J-K Positive-edge-triggered Flip-Flops Datasheet
7 HD74LS109A
Hitachi Semiconductor
Dual J-K Positive-edge-triggered Flip-Flops Datasheet
8 HD74LS10P
Renesas
Triple 3-Input Positive NAND Gates Datasheet
9 HD74LS112
Hitachi Semiconductor
Dual J-K Negative-edge-triggered Flip-Flops Datasheet
10 HD74LS112
Renesas
Dual J-K Negative-edge-triggered Flip-Flops Datasheet
11 HD74LS112P
Renesas
Dual J-K Negative-edge-triggered Flip-Flops Datasheet
12 HD74LS113
Hitachi Semiconductor
Dual J-K Negative-edge-triggered Flip-Flops Datasheet
More datasheet from Hitachi Semiconductor
Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact