The device is a single 3.3 V 512Mbit (553,648,128 bit) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase opera.
• Organization
Memory cell allay 528 × 128K × 8
Register
528 × 8
Page size
528 bytes
Block size
(16K + 512) bytes
• Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read
• Mode control Serial input/output Command control
• Power supply VCC = 2.7 V to 3.6 V
• Access time Cell array to register 25 μs max Serial Read Cycle 40 ns min
• Program/Erase time Auto Page Program 300 μs/page typ. Auto Block Erase 2.5 ms/block typ.
• Operating current Read (40 ns cycle) Program (avg.) Erase (avg.) Standby
20 mA max. 20 mA max. 20 mA max. 50 μA max
• Package TSOPI48-P-1220-0.50.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | TC58DVM92A5TA00 |
Toshiba |
512M-BIT (64M x 8 BITS) CMOS NAND E2PROM | |
2 | TC58DVM92A1FT0 |
Toshiba |
512M-Bit CMOS NAND EPROM | |
3 | TC58DVM92A1FT00 |
Toshiba |
512M-Bit CMOS NAND EPROM | |
4 | TC58DVM72A1FT00 |
Toshiba |
(TC58DxM72) 128-MBIT (16M x 8 BITS/8M x 16BITS) CMOS NAND E2PROM | |
5 | TC58DVM72F1FT00 |
Toshiba |
(TC58DxM72) 128-MBIT (16M x 8 BITS/8M x 16BITS) CMOS NAND E2PROM | |
6 | TC58DVM82A1FT00 |
Toshiba Semiconductor |
256-MBIT (32M x 8 BITS) CMOS NAND E2PROM | |
7 | TC58DVG02A1F00 |
Toshiba |
1 Gbit (128M x *8its) CMOS NAND EPROM | |
8 | TC58DVG02A1FI0 |
Toshiba |
1 Gbit (128M x *8its) CMOS NAND EPROM | |
9 | TC58DVG02A1FT00 |
Toshiba Semiconductor |
MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS | |
10 | TC58DVG3S0ETA00 |
Toshiba |
8-GBIT (1G x 8-BIT) CMOS NAND E2PROM | |
11 | TC58DAM72A1FT00 |
Toshiba |
(TC58DxM72) 128-MBIT (16M x 8 BITS/8M x 16BITS) CMOS NAND E2PROM | |
12 | TC58DAM72F1FT00 |
Toshiba |
(TC58DxM72) 128-MBIT (16M x 8 BITS/8M x 16BITS) CMOS NAND E2PROM |