logo
Recherchez avec le numéro de pièce ainsi que le fabricant ou la description
Preview

PLL1000A - Z-Communications

Download Datasheet
Stock / Price

PLL1000A PHASE LOCKED LOOP

NOTES: Reference Oscillator Signal: 5 MHz

Features


• Frequency Range: 988 - 1028 MHz
• Step Size: 1000 KHz
• PLL - Style Package APPLICATIONS
• Basestations
• Mobile Radios
• Satellite Communications PERFORMANCE SPECIFICATIONS Frequency Range RMS Phase Error (100 Hz - 100 KHz) Harmonic Suppression (2nd, typ.) Sideband Spurs (typ.) Power Output Load Impedance Step Size Charge Pump Output Current Switching Speed (typ., adjacent channel) Startup Lock Time (typ.) Operating Temperature Range Package Style VALUE 988 - 1028 0.75 -20 -70 0±2 50 1000 LOW 2 5 -40 to +85 PLL UNITS MHz ° dBc dBc dBm Ω KHz mSec mSec °C POWER SUPPLY REQUIREMENTS Supply .

Related Product

No. Partie # Fabricant Description Fiche Technique
1 PLL102-03
PhaseLink Corporation
Low Skew Output Buffer Datasheet
2 PLL102-04
PhaseLink Corporation
Low Skew Output Buffer Datasheet
3 PLL102-05
PhaseLink Corporation
Low Skew Output Buffer Datasheet
4 PLL102-10
PhaseLink Corporation
Low Skew Output Buffer Datasheet
5 PLL102-108
PhaseLink Corporation
Programmable DDR Zero Delay Clock Driver Datasheet
6 PLL102-109
PhaseLink Corporation
Programmable DDR Zero Delay Clock Driver Datasheet
7 PLL102-15
PhaseLink Corporation
Low Skew Output Buffer Datasheet
8 PLL103-01
PhaseLink Corporation
Low Skew Buffer Datasheet
9 PLL103-02
PhaseLink Corporation
DDR SDRAM Buffer Datasheet
10 PLL103-03
PhaseLink Corporation
DDR SDRAM Buffer Datasheet
11 PLL103-04
PhaseLink Corporation
1-to-4 Clock Distribution Buffer Datasheet
12 PLL103-05
PhaseLink Corporation
1-to-5 Clock Distribution Buffer Datasheet
More datasheet from Z-Communications
Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact