The HEF40194B is a 4-bit bidirectional shift register with two mode control inputs (S0 and S1), a clock input (CP), a serial data shift left input (DSL), a serial data shift right input (DSR), four parallel data inputs (P0 to P3), an overriding asynchronous master reset input (MR), and four buffered parallel outputs (O0 to O3). When LOW, MR resets all stages.
llel operation are edge-triggered on the LOW to HIGH transition of CP. The inputs at which the data are to be entered and S0, S1 must be stable for a set-up time before the LOW to HIGH transition of CP. Fig.2 Pinning diagram. HEF40194BP(N): 16-lead DIL; plastic (SOT38-1) HEF40194BD(F): HEF40194BT(D): 16-lead DIL; ceramic (cerdip) (SOT74) Fig.1 Functional diagram. 16-lead SO; plastic (SOT109-1) ( ): Package Designator North America PINNING S0, S1 P0 to P3 DSR DSL CP MR O0 to O3 mode control inputs parallel data inputs serial data shift right input serial data shift left input clock input (LO.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | HEF40192B |
NXP |
4-bit up/down decade counter | |
2 | HEF40193B |
NXP |
4-bit up/down binary counter | |
3 | HEF40195B |
NXP |
4-bit universal shift register | |
4 | HEF4019B |
NXP |
Quadruple 2-input multiplexer | |
5 | HEF40106B |
NXP |
Hex inverting Schmitt trigger | |
6 | HEF40106B |
Philips |
Hex inverting Schmitt trigger | |
7 | HEF40106B |
nexperia |
Hex inverting Schmitt trigger | |
8 | HEF40106B-Q100 |
nexperia |
Hex inverting Schmitt trigger | |
9 | HEF4011B |
NXP |
Quadruple 2-input NAND gate | |
10 | HEF4011B |
Philips |
Quadruple 2-input NAND gate | |
11 | HEF4011B |
nexperia |
Quad 2-input NAND gate | |
12 | HEF4011B-Q100 |
nexperia |
Quad 2-input NAND gate |