The HEF4076B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), two active LOW data enable inputs (ED0 and ED1), a common clock input (CP), four 3-state outputs (O0 to O3), two active LOW output enable inputs (EO0 and EO1), and an overriding asynchronous master reset input (MR). HEF4076B MSI Information on D0 to D3 is stored i.
, independent of the information on D0 to D3. When both EO0 and EO1 are LOW, the contents of the four flip-flops are available at O0 to O3. A HIGH on either EO0 or EO1 forces O0 to O3 into the high impedance OFF-state. A HIGH on MR resets all four flip-flops, independent of all other input conditions. Fig.2 Pinning diagram. HEF4076BP(N): 16-lead DIL; plastic (SOT38-1) HEF4076BD(F): 16-lead DIL; ceramic (cerdip) (SOT74) HEF4076BT(D): 16-lead SO; plastic (SOT109-1) Fig.1 Functional diagram. ( ): Package Designator North America PINNING D0 to D3 ED0, ED1 EO0, EO1 CP MR O0 to O3 data inputs dat.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | HEF4070B |
NXP |
Quad 2-input EXCLUSIVE-OR gate | |
2 | HEF4070B |
nexperia |
Quad 2-input EXCLUSIVE-OR gate | |
3 | HEF4070B-Q100 |
nexperia |
Quad 2-input EXCLUSIVE-OR gate | |
4 | HEF4071B |
NXP |
Quadruple 2-input OR gate | |
5 | HEF4071B |
Philips |
Quadruple 2-input OR gate | |
6 | HEF4071B |
nexperia |
Quad 2-input OR gate | |
7 | HEF4072B |
NXP |
Dual 4-input OR gate | |
8 | HEF4073B |
NXP |
Triple 3-input AND gate | |
9 | HEF4073B |
nexperia |
Triple 3-input AND gate | |
10 | HEF4075B |
NXP |
Triple 3-input OR gate | |
11 | HEF4077B |
NXP |
Quadruple exclusive-NOR gate | |
12 | HEF4077B |
nexperia |
Quad 2-input EXCLUSIVE-NOR gate |