The HEF4023B provides the positive triple 3-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance. HEF4023B gates Fig.2 Pinning diagram. Fig.1 Functional diagram. HEF4023BP(N): HEF4023BD(F): HEF4023BT(D): 14-lead DIL; plastic (SOT27-1) 14-lead DIL; ceramic (cerdip) (SOT73) 14-lead SO.
3-input NAND gate AC CHARACTERISTICS VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times ≤ 20 ns VDD V Propagation delays In → On HIGH to LOW 5 10 15 5 LOW to HIGH Output transition times HIGH to LOW 10 15 5 10 15 5 LOW to HIGH 10 15 tTLH tTHL tPLH tPHL 65 25 15 65 30 25 60 30 20 60 30 20 135 50 30 130 60 45 120 60 40 120 60 40 ns ns ns ns ns ns ns ns ns ns ns ns SYMBOL TYP. MAX. HEF4023B gates TYPICAL EXTRAPOLATION FORMULA 38 ns + (0,55 ns/pF) CL 14 ns + (0,23 ns/pF) CL 7 ns + (0,16 ns/pF) CL 38 ns + (0,55 ns/pF) CL 19 ns + (0,23 ns/pF) CL 17 ns + (0,16 ns/pF) CL 10 ns + (1,0 ns/pF).
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | HEF4020B |
NXP |
14-stage binary counter | |
2 | HEF4020B |
nexperia |
14-stage binary counter | |
3 | HEF4020B-Q100 |
nexperia |
14-stage binary counter | |
4 | HEF4021B |
NXP |
8-bit static shift register | |
5 | HEF4021B |
nexperia |
8-bit static shift register | |
6 | HEF4021B-Q100 |
nexperia |
8-bit static shift register | |
7 | HEF4022B |
NXP |
4-stage divide-by-8 Johnson counter | |
8 | HEF40240B |
NXP |
Octal inverting buffers with 3-state outputs | |
9 | HEF40244B |
NXP |
Octal buffers with 3-state outputs | |
10 | HEF40244B |
nexperia |
Octal buffers | |
11 | HEF40245B |
NXP |
Octal bus transceiver with 3-state outputs | |
12 | HEF4024B |
NXP |
7-stage binary counter |