PLL102-10 PhaseLink Corporation Low Skew Output Buffer Datasheet, en stock, prix

logo
Recherchez avec le numéro de pièce ainsi que le fabricant ou la description

PLL102-10

PhaseLink Corporation
PLL102-10
PLL102-10 PLL102-10
zoom Click to view a larger image
Part Number PLL102-10
Manufacturer PhaseLink Corporation
Description The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchro...
Features Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs.
• Zero input - output delay.
• Less than 700 ps device - device skew.
• Less than 250 ps skew between outputs. www.DataSheet4U.com
• Less than 100 ps cycle - cycle jitter.
• 2.5V or 3.3V power supply operation.
• Available in 8-Pin SOIC or MSOP package.

• PIN CONFIGURATION REFIN GND CLK1 CLK2 1 8 CLKOUT DNC DNC VDD PLL102-10 2 3 4 7 6 5 DESCRIPTION The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high s...

Document Datasheet PLL102-10 Data Sheet
PDF 213.29KB
Distributor Stock Price Buy

Similar Datasheet

No. Partie # Fabricant Description Fiche Technique
1 PLL102-108
PhaseLink Corporation
Programmable DDR Zero Delay Clock Driver Datasheet
2 PLL102-109
PhaseLink Corporation
Programmable DDR Zero Delay Clock Driver Datasheet
3 PLL102-15
PhaseLink Corporation
Low Skew Output Buffer Datasheet
4 PLL102-03
PhaseLink Corporation
Low Skew Output Buffer Datasheet
5 PLL102-04
PhaseLink Corporation
Low Skew Output Buffer Datasheet
More datasheet from PhaseLink Corporation



Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact