The HD74HCT08A has four 2-input AND gates in a 14 pin package. Y = A•B or Y = A + B Features • VCC = 4.5 to 5.5 V operation • Input terminal has protection diode Function Table Inputs A H L X H : High level L : Low level X : Immaterial B H X L H L L Output Y HD74HCT08A Pin Arrangement 1A 1 1B 1Y 2 3 14 VCC 13 4B 12 4A 11 4Y 10 3B 9 3A 8 3Y 2A 4 2B 2Y 5.
• VCC = 4.5 to 5.5 V operation
• Input terminal has protection diode
Function Table
Inputs A H L X H : High level L : Low level X : Immaterial B H X L H L L Output Y
HD74HCT08A
Pin Arrangement
1A 1 1B 1Y 2 3
14 VCC 13 4B 12 4A 11 4Y 10 3B 9 3A 8 3Y
2A 4 2B 2Y 5 6
GND 7
(Top view)
Absolute Maximum Ratings
Item Supply voltage Input diode peak current Output diode peak current Output current VCC, GND current / pin Storage temperature Symbol VCC I IK I OK IO I CC or IGND Tstg Ratings
–0.5 to 7.0 ±20 ±20 ±25 ±50
–65 to 150 Unit V mA mA mA mA °C
2
HD74HCT08A
Recommended Operating Condition.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | HD74HCT00A |
Hitachi Semiconductor |
Quad. 2-input Positive NAND Gates | |
2 | HD74HCT04A |
Hitachi Semiconductor |
Hex Inverters | |
3 | HD74HCT125 |
Hitachi Semiconductor |
Quad. Bus Buffer Gates (with 3-state outputs) | |
4 | HD74HCT126 |
Hitachi Semiconductor |
Quad. Bus Buffer Gates (with 3-state outputs) | |
5 | HD74HCT137 |
Hitachi Semiconductor |
3-to-8-line Decoder/Demultiplexer with Address Latch | |
6 | HD74HCT138 |
Hitachi Semiconductor |
3-to-8-line Decoder/Demultiplexer | |
7 | HD74HCT1G00 |
Renesas Technology |
2-input NAND Gate | |
8 | HD74HCT1G04 |
Hitachi Semiconductor |
High speed CMOS inverter using silicon gate CMOS process | |
9 | HD74HCT1G08 |
Renesas Technology |
2-input AND Gate | |
10 | HD74HCT1G32 |
Renesas Technology |
High Speed CMOS two input OR gate Using Silicon Gate CMOS Process | |
11 | HD74HCT1G66 |
Renesas Technology |
Analog Switch | |
12 | HD74HCT237 |
Hitachi Semiconductor |
3-to-8-line Decoder/Demultiplexer with Address Latch |