The CDCLVD2102 clock buffer distributes two clock inputs (IN0, IN1) to a total of 4 pairs of differential LVDS clock outputs (OUT0, OUT3). Each buffer block consists of one input and 2 LVDS outputs. The inputs can either be LVDS, LVPECL, or LVCMOS. The CDCLVD2102 is specifically designed for driving 50-Ω transmission lines. If driving the inputs in single en.
1
• Dual 1:2 Differential Buffer
• Low Additive Jitter <300 fs RMS in 10-kHz to
20-MHz
• Low Within Bank Output Skew of 15 ps (Max)
• Universal Inputs Accept LVDS, LVPECL,
LVCMOS
• One Input Dedicated for Two Outputs
• Total of 4 LVDS Outputs, ANSI EIA/TIA-644A
Standard Compatible
• Clock Frequency up to 800 MHz
• 2.375
–2.625V Device Power Supply
• LVDS Reference Voltage, VAC_REF, Available for
Capacitive Coupled Inputs
• Industrial Temperature Range
–40°C to 85°C
• Packaged in 3mm × 3mm 16-Pin QFN (RGT)
• ESD Protection Exceeds 3 kV HBM, 1 kV CDM
APPLICATIONS
• Telecommunications/Networking
•.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | CDCLVD2104 |
Texas Instruments |
Dual 1:4 Low Additive Jitter LVDS Buffer | |
2 | CDCLVD2106 |
Texas Instruments |
Dual 1:6 Low Additive Jitter LVDS Buffer | |
3 | CDCLVD2108 |
Texas Instruments |
Dual 1:8 Low Additive Jitter LVDS Buffer | |
4 | CDCLVD110 |
Texas Instruments |
PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER | |
5 | CDCLVD110A |
Texas Instruments |
PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER | |
6 | CDCLVD1204 |
Texas Instruments |
2:4 Low Additive Jitter LVDS Buffer | |
7 | CDCLVD1208 |
Texas Instruments |
2:8 Low Additive Jitter LVDS Buffer | |
8 | CDCLVD1212 |
Texas Instruments |
2:12 Low Additive Jitter LVDS Buffer | |
9 | CDCLVD1213 |
Texas Instruments |
1:4 Low Additive Jitter LVDS Buffer | |
10 | CDCLVD1216 |
Texas Instruments |
2:16 Low Additive Jitter LVDS Buffer | |
11 | CDCLVC1102 |
Texas Instruments |
3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer | |
12 | CDCLVC1103 |
Texas Instruments |
3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer |