logo
Recherchez avec le numéro de pièce ainsi que le fabricant ou la description
Preview

74LVC2G241-Q100 - nexperia

Download Datasheet
Stock / Price

74LVC2G241-Q100 Dual buffer/line driver

The 74LVC2G241-Q100 is a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE: • A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state. • A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state. Schmitt trigger action at all inputs m.

Features


• Automotive product qualification in accordance with AEC-Q100 (Grade 1)
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C
• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant input/output for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:

• JESD8-7 (1.65 V to 1.95 V)
• JESD8-5 (2.3 V to 2.7 V)
• JESD8-B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• MIL-STD-883, method 3015 exceeds 2000 V
• HBM JESD22-A114F exceeds 2000 V
• MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumptio.

Related Product

No. Partie # Fabricant Description Fiche Technique
1 74LVC2G241
NXP Semiconductors
Dual buffer/line driver Datasheet
2 74LVC2G241
nexperia
Dual buffer/line driver Datasheet
3 74LVC2G240
NXP Semiconductors
Dual inverting buffer/line driver Datasheet
4 74LVC2G240
nexperia
Dual inverting buffer/line driver Datasheet
5 74LVC2G240-Q100
nexperia
Dual inverting buffer/line driver Datasheet
6 74LVC2G00
Diodes
DUAL 2-INPUT NAND GATE Datasheet
7 74LVC2G00
NXP
Dual 2-input NAND gate Datasheet
8 74LVC2G00
nexperia
Dual 2-input NAND gate Datasheet
9 74LVC2G00-Q100
NXP
Dual 2-input NAND gate Datasheet
10 74LVC2G00-Q100
nexperia
Dual 2-input NAND gate Datasheet
11 74LVC2G02
NXP
Dual 2-input NOR gate Datasheet
12 74LVC2G02
Diodes
DUAL 2-INPUT NOR GATE Datasheet
More datasheet from nexperia
Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact