ZL30122 |
Part Number | ZL30122 |
Manufacturer | Zarlink Semiconductor |
Description | . . . . . 9 1.1 DPLL Features.. ... |
Features |
• Synchronizes with standard telecom system references and synthesizes a wide variety of protected telecom line interface clocks that are compliant with Telcordia GR-253-CORE and ITU-T G.813 Internal APLL provides standard output clock frequencies up to 622.08 MHz with jitter < 3 ps RMS suitable for GR-253-CORE OC-12 and G.813 STM-16 interfaces Programmable output synthesizer generates clock frequencies from any multiple of 8 kHz up to 77.76 MHz in addition to 2 kHz Digital Phase Locked-Loop (DPLL) provides all the features necessary for generating SONET/SDH compliant clocks including automati... |
Document |
ZL30122 Data Sheet
PDF 285.48KB |
Distributor | Stock | Price | Buy |
---|
No. | Parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
1 | ZL30120 |
Zarlink Semiconductor |
SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer | |
2 | ZL30121 |
Zarlink Semiconductor |
SONET/SDH Low Jitter System Synchronizer | |
3 | ZL30123 |
Zarlink Semiconductor |
Low Jitter Line Card Synchronizer | |
4 | ZL30100 |
Zarlink Semiconductor Inc |
T1/E1 System Synchronizer | |
5 | ZL30101 |
Zarlink Semiconductor Inc |
T1/E1 Stratum 3 System Synchronizer |