| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
Texas Instruments |
8-Output PCIe Gen1/Gen2/Gen3/Gen4/Gen5 Clock Buffer and Level Translator • 3:1 Input Multiplexer – Two Universal Inputs Operate up to 400 MHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks – One Crystal Input Accepts a 10-MHz to 40-MHz Crystal or Single-Ended Clock • Two Banks With 4 Differential O |
|
|
|
|
ETC |
2 Megabit (256K x 8-bit) Flash Memory • 5.0V ± 10% for both read/write operation • Read Access Time - 45ns, 55ns, 70ns, and 90ns • Fast Read Access Time - 70ns with Cload = 100pF - 45ns, 55ns with Cload = 30pF • Sector Architecture: One 16K byte Boot Sector, Two 8K byte Parameter Sectors |
|
|
|
|
ETC |
4 Megabit (512K x 8-bit) Flash Memory • 5.0V operation for read/write/erase operations • Fast Read Access Time - 45ns, 55ns, 70ns, and 90ns • Sector Architecture: 8 uniform sectors of 64Kbytes each Supports full chip erase Individual sector erase supported Sector protection: Hardware loc |
|
|
|
|
ETC |
2 Megabit (256K x 8-bit) Flash Memory • 5.0V ± 10% for both read/write operation • Read Access Time - 45ns, 55ns, 70ns, and 90ns • Fast Read Access Time - 70ns with Cload = 100pF - 45ns, 55ns with Cload = 30pF • Sector Architecture: One 16K byte Boot Sector, Two 8K byte Parameter Sectors |
|
|
|
|
ETC |
2 Megabit (256K x 8-bit) Flash Memory • 5.0V ± 10% for both read/write operation • Read Access Time - 45ns, 55ns, 70ns, and 90ns • Fast Read Access Time - 70ns with Cload = 100pF - 45ns, 55ns with Cload = 30pF • Sector Architecture: One 16K byte Boot Sector, Two 8K byte Parameter Sectors |
|