System Reset Input (Low Active). When the LSI is reset, this terminal has to be low for more than 16 clock cycles. When power on, the LSI has to be reset after PLL locked. It takes approximately 100us until the PLL locked. System Standby Input (High Active). Stop clock distribution to the LSI. After standby, system reset is required. “0” : Active. “1” : Stan.
U A single-chip MPEG-4 video decoder LSI performs 15frames/sec of MPEG-4 video decoding with QCIF (176x144 pixels) at 30MHz clock frequency. U A 4-Mbit embedded DRAM is integrated to reduce power consumption without performance degradation. U An MPEG-4 video core consists of a 16-bit RISC processor and dedicated hardware accelerators so as to bring programmability, high performance, and low power consumption. P-FBGAxxxx U Firmware program for the RISC is downloaded into the embedded DRAM before starting operation. Other applications, such as H.263, are performed by using appropriate fi.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | TC35273 |
Toshiba Semiconductor |
MPEG-4 Audiovisual LSI | |
2 | TC3520 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
3 | TC3524 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
4 | TC3500 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
5 | TC3500H |
Lite-On Technology |
(TC3x00H) SURFACE MOUNT THYRISTOR SURGE PROTECTIVE DEVICE | |
6 | TC3500H |
Lite-On |
(TC3100H / TC3500H) SURFACE MOUNT THYRISTOR SURGE PROTECTIVE DEVICE | |
7 | TC3501 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
8 | TC3502 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
9 | TC3503 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
10 | TC3504 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
11 | TC3505 |
WON-TOP |
TIN CAN PRESS-FIT DIODE | |
12 | TC3506 |
WON-TOP |
TIN CAN PRESS-FIT DIODE |