The LS190 is a synchronous Up / Down BCD Decade Counter and the LS191 is a synchronous Up / Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master / slave flip-flops, with interna.
INARY UP/ DOWN COUNTERS
LOW POWER SCHOTTKY
J SUFFIX CERAMIC CASE 620-09
16 1
•
•
•
•
•
•
•
•
Low Power . . . 90 mW Typical Dissipation High Speed . . . 25 MHz Typical Count Frequency Synchronous Counting Asynchronous Parallel Load Individual Preset Inputs Count Enable and Up/ Down Control Inputs Cascadable Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
V CC 16 P 0 15 CP 14 RC 13 TC 12 PL 11 P 2 10 P 3 9
16 1
N SUFFIX PLASTIC CASE 648-08
16 1
D SUFFIX SOIC CASE 751B-03
ORDERING INFORMATION
NOTE: The Flatpak version has the same pinouts (Connect.
SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | SN54LS191 |
Texas Instruments |
SYNCHRONOUS UP/DOWN COUNTERS | |
2 | SN54LS191 |
Motorola |
PRESETTABLE BCD/DECADE UP/DOWN COUNTER | |
3 | SN54LS192 |
Motorola Inc |
PRESETTABLE BCD/DECADE UP/DOWN COUNTER | |
4 | SN54LS192 |
Texas Instruments |
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS | |
5 | SN54LS193 |
Motorola |
PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER | |
6 | SN54LS193 |
Texas Instruments |
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS | |
7 | SN54LS194A |
Motorola Inc |
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER | |
8 | SN54LS194A |
Texas Instruments |
4-Bit Bidirectional Universal Shift Registers | |
9 | SN54LS195A |
Motorola Inc |
UNIVERSAL 4-BIT SHIFT REGISTER | |
10 | SN54LS196 |
Motorola Inc |
4-STAGE PRESETTABLE RIPPLE COUNTERS | |
11 | SN54LS196 |
Texas Instruments |
Presettable Decade Or Binary Counters/Latches | |
12 | SN54LS197 |
Motorola |
4-STAGE PRESETTABLE RIPPLE COUNTERS |