SN54/74LS113A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistabl.
4LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC LOGIC SYMBOL 4 10 H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Don’t Care l, h (q) = Lower case letters indicate the state of the referenced input (or output) l, h (q) = one set-up time prior to the HIGH to LOW clock transition. SD Q 5 11 J SD Q 9 1 2 13 Q 6 12 CP Q 8 K K VCC = PIN 14 GND = PIN 7 FAST AND LS TTL DATA 5-189 SN54/74LS113A GUARANTEED OPERATING RANGES Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current — High Output Current — Low Parameter 54 74 54 74 54, 74 54 74 Mi.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | SN54LS11 |
Motorola Inc |
TRIPLE 3-INPUT AND GATE | |
2 | SN54LS11 |
Texas Instruments |
TRIPLE 3-INPUT POSITIVE-AND GATES | |
3 | SN54LS112A |
Motorola Inc |
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | |
4 | SN54LS112A |
Texas Instruments |
Dual J-K Negative-Edge-Triggered Flip-Flops | |
5 | SN54LS114A |
Motorola Inc |
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | |
6 | SN54LS10 |
Motorola Inc |
TRIPLE 3-INPUT NAND GATE | |
7 | SN54LS10 |
Texas Instruments |
TRIPLE 3-INPUT POSITIVE-NAND GATES | |
8 | SN54LS107A |
Motorola Inc |
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | |
9 | SN54LS107A |
Texas Instruments |
DUAL J-K FLIP-FLOPS | |
10 | SN54LS109A |
Motorola Inc |
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP | |
11 | SN54LS109A |
Texas Instruments |
Dual J-K Positive-Edge-Triggered Flip-Flops | |
12 | SN54LS12 |
Motorola Inc |
TRIPLE 3-INPUT NAND GATE |