Recherchez avec le numéro de pièce ainsi que le fabricant ou la description
TECHNICAL DATA SL74LV14 Hex Schmitt-Trigger Inverter The 74LV14 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT14. The 74LV14 provides six inverting buffers with Schmitt-trigger action. • • • • Wide Operating Voltage: 1.0 to 5.5 V Optimized for Low Voltage applications: 1.0 to 3.6 V Accepts TTL input levels between VCC.
package+ Storage temperature Lead temperature, 1.5 mm from Case for 10 seconds (Plastic DIP ), 0.3 mm (SOIC Package)
Value -0.5 ~ +7.0 ±20 ±50 ±25 ±50 ±50 750 500 -65 ~ +150 260
Unit V mA mA mA mA mA mW °C °C
IGND ICC PD Tstg TL
*
Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C SOIC Package: : - 8 mW/°C from 70° to 125°C
* 1: VI < -0.5V or VI > VCC+0.5V
* 2: Vo < -0.5V or Vo > VCC+0.5V
* 3: -0.5V < Vo < VCC+0.5V
RECOMMENDED.
| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
| 1 | SL74LV138 |
System Logic Semiconductor |
3-TO-8 DECODER/DEMULTIPLEXER |
|
| 2 | SL74LV00 |
System Logic Semiconductor |
QUAN 2-INPUT NAND GATE |
|
| 3 | SL74LV04 |
System Logic Semiconductor |
Hex Inverter |
|
| 4 | SL74LV08 |
System Logic Semiconductor |
Quad 2-Input AND Gate |
|
| 5 | SL74LV245 |
System Logic Semiconductor |
OCTAL BUS TRANSCEIVER (3-State) |
|
| 6 | SL74LV32 |
System Logic Semiconductor |
Quad 2-Input OR Gate |
|
| 7 | SL74LV373 |
System Logic Semiconductor |
OCTAL D-TYPE TRANSPARENT LATCH(3-State) |
|
| 8 | SL74LV374 |
System Logic Semiconductor |
OCTAL D-TIME FLIP-FLOP; POSITIVE EDGETRIGGER (3-StatE) |
|
| 9 | SL74LV573 |
System Logic Semiconductor |
OCTAL D-TYPE TRANSPARENT LATCH (3-State) |
|
| 10 | SL74LVU04 |
System Logic Semiconductor |
Hex Inverter |
|
| 11 | SL74LS05 |
System Logic Semiconductor |
Hex Inverters with Open-Drain Outputs |
|
| 12 | SL74LS06 |
System Logic Semiconductor |
Hex Inverted Buffers with Open-Collector Outputs |
|