Recherchez avec le numéro de pièce ainsi que le fabricant ou la description
SL74LV138 3-TO-8 DECODER/DEMULTIPLEXER By pinning SL74LV138 are compatible with SL74HC138 and SL74HCT138 series. Input voltage levels are compatible with standard CMOS ones. • Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICS • Supply voltage range is from 1.2 to 5.5 V • Low input current: 1.0 µÀ; 0.1 µÀ at Ò = 25 °Ñ • Output .
L H H H H H H H Q1 H H H H L H H H H H H Q2 H H H H H L H H H H H OUTPUTS Q3 Q4 H H H H H H H H H L H H H H H H H H L H H H Q5 H H H H H H H H L H H Q6 H H H H H H H H H L H Q7 H H H H H H H H H H L SLS SL74LV138 ABSOLUTE MAXIMUM RATINGS Symbol Vcc Iik Iok Io Icc IGND Tstg PD Parameter Supply voltage Input diode current Output diode current Output current standard output DC Vcc, standard output GND current Starage temperature range Power dissipation per package: DIP SO Rating -0.5 to +7.0 ±20 ±50 ±25 ±50 ±50 -65 to +150 750 500 Unit V mA mA mÀ mÀ mÀ î Conditions VI<-0.5 V orV I>Vcc>.
| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
| 1 | SL74LV14 |
System Logic Semiconductor |
Hex Schmitt-Trigger Inverter |
|
| 2 | SL74LV00 |
System Logic Semiconductor |
QUAN 2-INPUT NAND GATE |
|
| 3 | SL74LV04 |
System Logic Semiconductor |
Hex Inverter |
|
| 4 | SL74LV08 |
System Logic Semiconductor |
Quad 2-Input AND Gate |
|
| 5 | SL74LV245 |
System Logic Semiconductor |
OCTAL BUS TRANSCEIVER (3-State) |
|
| 6 | SL74LV32 |
System Logic Semiconductor |
Quad 2-Input OR Gate |
|
| 7 | SL74LV373 |
System Logic Semiconductor |
OCTAL D-TYPE TRANSPARENT LATCH(3-State) |
|
| 8 | SL74LV374 |
System Logic Semiconductor |
OCTAL D-TIME FLIP-FLOP; POSITIVE EDGETRIGGER (3-StatE) |
|
| 9 | SL74LV573 |
System Logic Semiconductor |
OCTAL D-TYPE TRANSPARENT LATCH (3-State) |
|
| 10 | SL74LVU04 |
System Logic Semiconductor |
Hex Inverter |
|
| 11 | SL74LS05 |
System Logic Semiconductor |
Hex Inverters with Open-Drain Outputs |
|
| 12 | SL74LS06 |
System Logic Semiconductor |
Hex Inverted Buffers with Open-Collector Outputs |
|