Pin Name K, K SAn DQn SS SW SWa SWb SWc SWd M 1 , M2 G Pin Description Differential Clocks Synchronous Address Input Bi-directional Data Bus Synchronous Select Synchronous Global Write Enable Synchronous Byte a Write Enable Synchronous Byte b Write Enable Synchronous Byte c Write Enable Synchronous Byte d Write Enable Read Protocol Mode Pins (M1=VSS, M2=VDDQ.
• 1Mx36 or 2Mx18 Organizations.
• 1.8V VDD/1.5V or 1.8V VDDQ.
• HSTL Input and Output Levels.
• Differential, HSTL Clock Inputs K, K.
• Synchronous Read and Write Operation
• Registered Input and Registered Output
• Internal Pipeline Latches to Support Late Write.
• Byte Write Capability(four byte write selects, one for each 9bits)
• Synchronous or Asynchronous Output Enable.
• Power Down Mode via ZZ Signal.
• Programmable Impedance Output Drivers.
• JTAG Boundary Scan (subset of IEEE std. 1149.1).
• 119(7x17) Flip Chip Ball Grid Array Package(14mmx22mm). Org. 1Mx36 2Mx18
1Mx36 & 2Mx18 SRAM
.
Pin Name K, K SAn DQn SS SW SWa SWb SWc SWd M 1 , M2 G Pin Description Differential Clocks Synchronous Address Input Bi-.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | K7P323666M |
Samsung semiconductor |
1Mx36 & 2Mx18 SRAM | |
2 | K7P323674C |
Samsung Electronics |
1Mx36 & 2Mx18 SRAM | |
3 | K7P323674C |
Samsung Electronics |
1Mx36 & 2Mx18 SRAM | |
4 | K7P321866M |
Samsung semiconductor |
1Mx36 & 2Mx18 SRAM | |
5 | K7P321874C |
Samsung Electronics |
1Mx36 & 2Mx18 SRAM | |
6 | K7P321874C |
Samsung Electronics |
1Mx36 & 2Mx18 SRAM | |
7 | K7P321888M |
Samsung Electronics |
1Mx36 & 2Mx18 SRAM | |
8 | K7P321888M |
Samsung Electronics |
1Mx36 & 2Mx18 SRAM | |
9 | K7P161866A |
Samsung semiconductor |
(K7P161866A / K7P163866A) 512Kx36 AND 1Mx18 Synchronous Pipelined SRAM | |
10 | K7P163866A |
Samsung semiconductor |
(K7P161866A / K7P163866A) 512Kx36 AND 1Mx18 Synchronous Pipelined SRAM | |
11 | K7P401822B |
Samsung |
SRAM | |
12 | K7P401822M |
Samsung |
SRAM |