The IDT72V3652/72V3662/72V3672 are pin and functionally compatible versions of the IDT723652/723662/723672, designed to run off a 3.3V supply for exceptionally low-power consumption. These devices are monolithic, highspeed, low-power, CMOS Bidirectional SyncFIFO (clocked) memories which support clock frequencies up to 100MHz and have read access times as fas.
•
•
•
•
•
•
•
•
•
•
•
Memory storage capacity: IDT72V3652
– 2,048 x 36 x 2 IDT72V3662
– 4,096 x 36 x 2 IDT72V3672
– 8,192 x 36 x 2 Supports clock frequencies up to 100MHz Fast access times of 6.5ns Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Two independent clocked FIFOs buffering data in opposite directions Mailbox bypass register for each FIFO Programmable Almost-Full and Almost-Empty flags Microprocessor Interface Control Logic FFA/IRA, EFA/ORA, AEA, and AFA flags synchronized by CLKA FFB/IRB.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | IDT72V3650 |
Integrated Device Tech |
CMOS FIFO memories | |
2 | IDT72V3650 |
Renesas |
3.3V HIGH-DENSITY 36-BIT FIFO | |
3 | IDT72V3651 |
Integrated Device Technology |
3.3 VOLT CMOS FIFO | |
4 | IDT72V3653 |
IDT |
3.3 VOLT CMOS FIFO | |
5 | IDT72V3654 |
Integrated Device Tech |
3.3 VOLT CMOS SyncBiFIFO | |
6 | IDT72V3656 |
Integrated Device Technology |
3.3 VOLT CMOS TRIPLE BUS FIFO | |
7 | IDT72V3656 |
Renesas |
CMOS TRIPLE BUS SyncFIFO | |
8 | IDT72V36100 |
Integrated Device Tech |
CMOS FIFO | |
9 | IDT72V36100 |
Renesas |
3.3 VOLT HIGH-DENSITY SUPERSYNC FIFO | |
10 | IDT72V36102 |
Integrated Device Technology |
3.3 VOLT CMOS SyncBiFIFO | |
11 | IDT72V36103 |
Integrated Device Technology |
3.3 VOLT CMOS SyncFIFO | |
12 | IDT72V36104 |
Integrated Device Technology |
3.3 VOLT CMOS SyncBiFIFO |