The IDT71V67602/7802 are high-speed SRAMs organized as 256K x 36/512K x 18. The IDT71V676/78 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle. The burst mode feature offers the highest level of performance to the sys.
256K x 36, 512K x 18 memory configurations Supports high system speed:
– 166MHz 3.5ns clock access time
– 150MHz 3.8ns clock access time
– 133MHz 4.2ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) 3.3V core power supply Power down controlled by ZZ input 2.5V I/O supply (VDDQ) Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array.
Description
The IDT71V67602/7802 are high-speed SRAMs organize.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | IDT71V67603 |
IDT |
3.3V Synchronous SRAMs | |
2 | IDT71V67603Z |
IDT |
3.3V Synchronous SRAMs | |
3 | IDT71V67702 |
IDT |
(IDT71V67702 / IDT71V67902) Burst Counter Flow-Through Outputs / Single Cycle Deselect | |
4 | IDT71V67703 |
IDT |
3.3V Synchronous SRAMs | |
5 | IDT71V67802 |
Integrated Device Technology |
3.3V Synchronous SRAMs | |
6 | IDT71V67803 |
IDT |
3.3V Synchronous SRAMs | |
7 | IDT71V67803Z |
IDT |
3.3V Synchronous SRAMs | |
8 | IDT71V67902 |
IDT |
(IDT71V67702 / IDT71V67902) Burst Counter Flow-Through Outputs / Single Cycle Deselect | |
9 | IDT71V67903 |
IDT |
3.3V Synchronous SRAMs | |
10 | IDT71V632 |
Integrated Device Technology |
64K x 32 3.3V Synchronous SRAM | |
11 | IDT71V65603 |
Integrated Device Technology |
3.3V Synchronous ZBT SRAMs | |
12 | IDT71V65603Z |
IDT |
3.3V Synchronous ZBT SRAMs |