Features: • Low skew, low jitter PLL clock driver • I2C for functional and output control • Feedback pins for input to output synchronization • Spread Spectrum tolerant inputs • 3.3V tolerant CLK_INT input Switching Characteristics: • PEAK - PEAK jitter (66MHz): <120ps • PEAK - PEAK jitter (>100MHz): <75ps • CYCLE - CYCLE jitter (66MHz):<120ps • CYCLE - CYCL.
• Low skew, low jitter PLL clock driver
• I2C for functional and output control
• Feedback pins for input to output synchronization
• Spread Spectrum tolerant inputs
• 3.3V tolerant CLK_INT input Switching Characteristics:
• PEAK - PEAK jitter (66MHz): <120ps
• PEAK - PEAK jitter (>100MHz): <75ps
• CYCLE - CYCLE jitter (66MHz):<120ps
• CYCLE - CYCLE jitter (>100MHz):<65ps
• OUTPUT - OUTPUT skew: <100ps
• Output Rise and Fall Time: 450ps - 950ps
• DUTY CYCLE: 49% - 51%
GND CLKC0 CLKT0 VDD CLKT1 CLKC1 GND GND CLKC2 CLKT2 VDD SCLK CLK_INT N/C VDD AVDD AGND GND CLKC3 CLKT3 VDD CLKT4 CLKC4 GND
Pi.
Features: • Low skew, low jitter PLL clock driver • I2C for functional and output control • Feedback pins for input to o.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | ICS93701 |
Integrated Circuit Systems |
DDR Phase Lock Loop Clock Driver | |
2 | ICS93716YF-T |
Integrated Circuit Systems |
Low Cost DDR Phase Lock Loop Clock Driver | |
3 | ICS93716YG-T |
Integrated Circuit Systems |
Low Cost DDR Phase Lock Loop Clock Driver | |
4 | ICS93732 |
Integrated Circuit Systems |
Low Cost DDR Phase Lock Loop Zero Delay Buffer | |
5 | ICS93732 |
Renesas |
Low Cost DDR Phase Lock Loop Zero Delay Buffer | |
6 | ICS932S200 |
Integrated Circuit Systems |
Frequency Timing Generator | |
7 | ICS932S202 |
Integrated Circuit Systems |
Frequency Timing Generator | |
8 | ICS932S203 |
IDT |
Frequency Generator | |
9 | ICS932S203 |
Integrated Circuit Systems |
Frequency Generator | |
10 | ICS932S208 |
Integrated Circuit Systems |
Programmable Timing Control Hub | |
11 | ICS932S208 |
IDT |
Programmable Timing Control Hub | |
12 | ICS932S421B |
IDT |
PCIe Gen2 and QPI Clock |