The HEF4001B is a quad 2-input NOR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. 2. Features and benefits Fully static o.
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from 40 C to +125 C
Complies with JEDEC standard JESD 13-B
Inputs and outputs are protected against electrostatic effects
3. Ordering information
Table 1. Ordering information All types operate from 40 C to +125 C Type number Package
Name Description HEF4001BT SO14 plastic small outline package; 14 leads; body width 3.9 mm
4. Functional diagram
Version SOT108-1
$ %
$ %
$ %
$ %
< < < <
DDJ
Fig 1. Functional.
The HEF4001B provides the positive quadruple 2-input NOR function. The outputs are fully buffered for highest noise immu.
The HEF4001B is a quad 2-input NOR gate. The outputs are fully buffered for the highest noise immunity and pattern inse.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | HEF4001B-Q100 |
nexperia |
Quad 2-input NOR gate | |
2 | HEF4001UB |
NXP |
Quadruple 2-input NOR gate | |
3 | HEF4000B |
NXP |
Dual 3-input NOR gate and inverter | |
4 | HEF4002B |
NXP |
Dual 4-input NOR gate | |
5 | HEF4002B |
nexperia |
Dual 4-input NOR gate | |
6 | HEF4006B |
NXP |
18-stage static shift register | |
7 | HEF4007UB |
NXP |
Dual complementary pair and inverter | |
8 | HEF4007UB |
nexperia |
Dual complementary pair and inverter | |
9 | HEF4008B |
NXP |
4-bit binary full adder | |
10 | HEF40097B |
NXP |
3-state hex non-inverting buffer | |
11 | HEF40098B |
NXP |
3-state hex inverting buffer | |
12 | HEF40098B |
Philips |
3-state hex inverting buffer |