The HD74LV393A contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter. The HD74LV393A is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set high all four bits of each counter are set to a low level. This enables count .
•
•
•
•
•
• VCC = 2.0 V to 5.5 V operation All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max.) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)
HD74LV393A
Function Table
Inputs CLK X H L ↑ ↓ Note: H: L: X: ↑: ↓: High level Low level Immaterial Low to high transition High to low transition CLR H L L L L Output L No change No change No change Count up
Pin Arrangement
1CLK 1 1CLR 2 1QA 3 1QB 4 1QC 5 1QD 6 GND.
The HD74LV393A contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by256 cou.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | HD74LV32A |
Hitachi Semiconductor |
Quad. 2-input OR Gates | |
2 | HD74LV32A |
Renesas |
Quad. 2-input OR Gates | |
3 | HD74LV373A |
Hitachi Semiconductor |
Octal D-type Transparent Latches with 3-state Outputs | |
4 | HD74LV373A |
Renesas |
Octal D-type Transparent Latches | |
5 | HD74LV374A |
Hitachi Semiconductor |
Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs | |
6 | HD74LV374A |
Renesas |
Octal Edge-Triggered D-type Flip-Flops | |
7 | HD74LV00A |
Hitachi Semiconductor |
Quad. 2-input NAND Gates | |
8 | HD74LV00A |
Renesas |
2-input NAND Gates | |
9 | HD74LV02A |
Hitachi Semiconductor |
Quad. 2-input NOR Gates | |
10 | HD74LV02A |
Renesas |
2-input NOR Gates | |
11 | HD74LV04A |
Hitachi Semiconductor |
Hex Inverters | |
12 | HD74LV04A |
Renesas |
Hex Inverters |