The 74LVC573A-Q100 consists of eight D-type transparent latches, featuring separate D-type inputs for each latch and 3-state true outputs for bus-oriented applications. A Latch Enable (LE) input and an Output Enable (OE) input are common to all internal latches. When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches are tra.
• Automotive product qualification in accordance with AEC-Q100 (Grade 1)
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C
• 5 V tolerant inputs/outputs, for interfacing with 5 V logic
• Supply voltage range from 1.2 V to 3.6 V
• CMOS low power consumption
• Direct interface with TTL levels
• High-impedance when VCC = 0 V
• Flow-through pinout architecture
• Complies with JEDEC standard:
• JESD8-7A (1.65 V to 1.95 V)
• JESD8-5A (2.3 V to 2.7 V)
• JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• MIL-STD-883, method 3015 exceeds 2000 V
• HBM JESD22-A114F exceeds 2000 V
• MM JESD22-.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | 74LVC573A |
NXP |
Octal D-type transparent latch | |
2 | 74LVC573A |
STMicroelectronics |
OCTAL D-TYPE LATCH | |
3 | 74LVC573A |
Diodes |
OCTAL TRANSPARENT D-TYPE LATCH | |
4 | 74LVC573A |
ON Semiconductor |
Low-Voltage CMOS Octal Transparent Latch | |
5 | 74LVC573A |
nexperia |
Octal D-type transparent latch | |
6 | 74LVC574A |
NXP |
Octal D-type flip-flop | |
7 | 74LVC574A |
nexperia |
Octal D-type flip-flop | |
8 | 74LVC574A |
Diodes |
OCTAL D-TYPE FLIP-FLOP | |
9 | 74LVC574A |
ON Semiconductor |
Low-Voltage CMOS Octal D-Type Flip-Flop | |
10 | 74LVC540A |
Diodes |
OCTAL BUFFER/LINE DRIVER | |
11 | 74LVC540A |
ON Semiconductor |
Low-Voltage CMOS Octal Buffer | |
12 | 74LVC541A |
NXP |
Octal buffer/line driver |