74LVC544A - NXP

74LVC544A Octal D-type registered transceiver

The 74LVC544A is an octal registered inverting transceiver containing two sets of D-type latches for temporary storage of the data flow in either direction. Separate latch enable inputs (LEAB and LEBA) and output enable inputs (OEAB and OEBA) are provided for each register to permit independent control of input and output in either direction of the data flow.

Features

 5 V tolerant inputs/outputs for interfacing with 5 V logic
 Wide supply voltage range from 1.2 V to 3.6 V
 CMOS low-power consumption
 Direct interface with TTL levels
 8-bit octal transceiver with D-type latch
 Back-to-back registers for storage
 Separate controls for data flow in each direction
 Supports partial power-down applications; inputs/outputs are high-impedance when VCC = 0 V
 Complies with JEDEC standard:  JESD8-7A (1.65 V to 1.95 V)  JESD8-5A (2.3 V to 2.7 V)  JESD8-C/JESD36 (2.7 V to 3.6 V)
 ESD protection:  HBM JESD22-A114F exceeds 2000 V  MM JESD22-A115-B exceed.