The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a st.
Complies with JEDEC standard no. 7A
Input levels:
For 74HC4040: CMOS level For 74HCT4040: TTL level
ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
3. Applications
Frequency dividing circuits
Time delay circuits
Control counters
4. Ordering information
Table 1. Ordering information Type number Package
Temperature range 74HC4040D 40 C to +125 C 74HCT4040D 74HC4040DB 40 C to +125 C 74HCT4040DB
Name SO16
SSOP16
Description
plastic small outline pack.
The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master r.
The ’HC4040 devices are 12-stage asynchronous binary counters, with the outputs of all stages available externally. A h.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | 74HC4040-Q100 |
nexperia |
12-stage binary ripple counter | |
2 | 74HC4040D |
nexperia |
12-stage binary ripple counter | |
3 | 74HC4046 |
ON |
Phase-Locked Loop | |
4 | 74HC4046 |
Fairchild |
CMOS Phase Lock Loop | |
5 | 74HC4046 |
System Logic |
Phase-Locked Loop | |
6 | 74HC4046A |
nexperia |
Phase-locked loop | |
7 | 74HC4046A |
Philips |
Phase-locked-loop | |
8 | 74HC4049 |
NXP |
Hex inverting HIGH-to-LOW level shifter | |
9 | 74HC4049 |
nexperia |
Hex inverting HIGH-to-LOW level shifter | |
10 | 74HC4049D |
Toshiba |
Hex Buffer | |
11 | 74HC4049D |
nexperia |
Hex inverting HIGH-to-LOW level shifter | |
12 | 74HC4002 |
NXP |
Dual 4-input NOR gate |