UR5596 UTC DDR TERMINATION REGULATOR Datasheet, en stock, prix

logo
Recherchez avec le numéro de pièce ainsi que le fabricant ou la description

UR5596

UTC
UR5596
UR5596 UR5596
zoom Click to view a larger image
Part Number UR5596
Manufacturer UTC
Description The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL ...
Features * Source and sink current * Low output voltage offset * No external resistors required * Linear topology * Suspend To Ram (STR) functionality * Low external component count * Thermal shutdown protection CMOS IC www.unisonic.com.tw Copyright © 2022 Unisonic Technologies Co., Ltd 1 of 12 QW-R502-045.E UR5596
 ORDERING INFORMATION Ordering Number Lead Free Halogen Free UR5596L-S08-R UR5596G-S08-R UR5596L-SH2-R UR5596G-SH2-R Package SOP-8 HSOP-8 CMOS IC Packing Tape Reel Tape Reel
 MARKING
 PIN CONFIGURATION
 PIN DESCRIPTION PIN NO. SOP-8 HSOP-8 1 1 2 2 3 3 4 4 5 5...

Document Datasheet UR5596 Data Sheet
PDF 351.47KB
Distributor Stock Price Buy

Similar Datasheet

No. Partie # Fabricant Description Fiche Technique
1 UR5595
UTC
DDR TERMINATION REGULATOR Datasheet
2 UR5512
UTC
2A DDR BUS TERMINATION REGULATOR Datasheet
3 UR5515
UTC
1.5A/3A BUS TERMINATION REGULATOR Datasheet
4 UR5516
UTC
3A BUS TERMINATION REGULATOR Datasheet
5 UR5516A
UTC
3A BUS TERMINATION REGULATOR Datasheet
More datasheet from UTC



Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact