ZL30119 |
Part Number | ZL30119 |
Manufacturer | Zarlink Semiconductor |
Description | . . . . 12 1.1 DPLL Features.. .... |
Features |
Ordering Information
June 2006
• Synchronizes with standard telecom system references and synthesizes a wide variety of protected telecom line interface clocks that are compliant with Telcordia GR-253-CORE and ITU-T G.813 • Internal APLL provides standard output clock frequencies up to 622.08 MHz that meet jitter requirements for interfaces up to OC-192/STM-64 • Programmable output synthesizers (P0, P1) generate clock frequencies from any multiple of 8 kHz up to 77.76 MHz in addition to 2 kHz • Provides two DPLLs which are independently configurable through a serial peripheral interface • D... |
Document |
ZL30119 Data Sheet
PDF 353.28KB |
Distributor | Stock | Price | Buy |
---|
No. | Parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
1 | ZL30110 |
Zarlink Semiconductor |
Telecom Rate Conversion DPLL | |
2 | ZL30111 |
Zarlink Semiconductor |
POTS Line Card PLL | |
3 | ZL30112 |
Zarlink Semiconductor |
SLIC/CODEC DPLL | |
4 | ZL30116 |
Zarlink Semiconductor |
SONET/SDH Low Jitter System Synchronizer | |
5 | ZL30117 |
Zarlink Semiconductor |
SONET/SDH Low Jitter Line Card Synchronizer |