CY7C1518KV18 |
Part Number | CY7C1518KV18 |
Manufacturer | Cypress Semiconductor |
Description | CY7C1518KV18 CY7C1520KV18 72-Mbit DDR-II SRAM Two-Word Burst Architecture 72-Mbit DDR-II SRAM Two-Word Burst Architecture Features ■ 72-Mbit density (4M × 18, 2M × 36) ■ 333 MHz clock for high bandwi... |
Features |
■ 72-Mbit density (4M × 18, 2M × 36) ■ 333 MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz ■ Two input clocks (K and K) for precise DDR timing ❐ SRAM uses rising edges only ■ Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches ■ Echo clocks (CQ and CQ) simplify data capture in high speed systems ■ Synchronous internally self-timed writes ■ DDR II operates with 1.5 cycle read latency when DOFF is asserted HIGH ■ Operates similar to DDR-I device w... |
Document |
CY7C1518KV18 Data Sheet
PDF 604.50KB |
Distributor | Stock | Price | Buy |
---|
No. | Parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
1 | CY7C1518V18 |
Cypress Semiconductor |
1.8V Synchronous Pipelined SRAM | |
2 | CY7C1510AV18 |
Cypress Semiconductor |
72-Mbit QDR-II SRAM 2-Word Burst Architecture | |
3 | CY7C1510V18 |
Cypress Semiconductor |
1.8V Synchronous Pipelined SRAM | |
4 | CY7C1511AV18 |
Cypress Semiconductor |
72-Mbit QDR-II SRAM 4-Word Burst Architecture | |
5 | CY7C1511JV18 |
Cypress Semiconductor |
72-Mbit QDR-II SRAM 4-Word Burst Architecture |