No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Texas Instruments |
Dual J-K Flip-Flop Description • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Reset • Complementary Outputs • Buffered Inputs • TTAyp=ic2a5lofCMAX = 60MHz at VCC = 5V, CL = 15pF, • Fanout (Over Temperat |
|
|
|
Texas Instruments |
4-BIT SYNCHRONOUS UP/DOWN COUNTERS allows the counters to be used as modulo-N dividers simply by modifying the count length with the preset inputs. A clear (CLR) input has been provided that forces all outputs to the low level when a high level is applied. The clear function is indepe |
|
|
|
Texas Instruments |
Hex Schmitt-Trigger Inverters • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: -40°C to +85°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • Synchronize invterted cl |
|
|
|
Texas Instruments |
8-Bit Parallel-Out Serial Shift Registers •1 Wide Operating Voltage Range of 2 V to 6 V • Outputs Can Drive Up to 10 LSTTL Loads • Low Power Consumption, 80-μA Maximum ICC • Typical tpd = 20 ns • ±4-mA Output Drive at 5 V • Low Input Current of 1-μA Maximum • AND-Gated (Enable/Disable) Seria |
|
|
|
Texas Instruments |
Triple 3-Input NAND Gates • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: -55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • Alarm / tamper detect c |
|
|
|
Texas Instruments |
Dual J-K Negative-Edge-Triggered Flip-Flops • Wide operating voltage range of 2 V to 6 V • Outputs can drive up to 10 LSTTL loads • Low power consumption, 40-μA max ICC • Typical tpd = 13 ns • ±4-mA output drive at 5 V • Low input current of 1 μA max 2 Description The ’HC112 devices contain |
|
|
|
Texas Instruments |
Dual 4-Line To 1-Line Data Selectors/Multiplexers • Wide operating voltage range of 2 V to 6 V • Outputs can drive up to 15 LSTTL loads • Low power consumption, 80-μA max ICC • Typical tpd = 9 ns • ±6-mA output drive at 5 V • Low input current of 1 μA max • Permit multiplexing from n lines to one li |
|
|
|
Texas Instruments |
8-Bit Parallel-In/Serial-Out Shift Register Description • Buffered Inputs • Asynchronous Parallel Load • Complementary Outputs • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wid |
|
|
|
Texas Instruments |
4- to 16-Line Decoder/Demultiplexer • Two Enable Inputs to Facilitate Demultiplexing and Cascading Functions • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating |
|
|
|
Texas Instruments |
8-Bit Parallel-Load Shift Registers •1 Wide Operating Voltage Range of 2 V to 6 V • Outputs Can Drive Up to 10 LSTTL Loads • Low Power Consumption, 80-µA Maximum ICC • Typical tpd = 13 ns • ±4-mA Output Drive at 5 V • Low Input Current of 1 µA Maximum • Complementary Outputs • Direct O |
|
|
|
Texas Instruments |
4-Bit Parallel Access Register Description • Asynchronous Master Reset • J, K, (D) Inputs to First Stage • Fully Synchronous Serial or Parallel Data Transfer • Shift Right and Parallel Load Capability • Complementary Output From Last Stage • Buffered Inputs • CTyLp=ic1a5l pfMF,A |
|
|
|
Texas Instruments |
Presettable Synchronous 4-Bit Up/Down Counters • Synchronous Counting and Asynchronous Loading • Two Outputs for N-Bit Cascading • Look-Ahead Carry for High-Speed Counting • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . |
|
|
|
Texas Instruments |
8-Bit Parallel-Load Shift Registers a clock-inhibit (CLK INH) function and a complementary serial (QH) output. Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchang |
|
|
|
Texas Instruments |
Triple 3-Input NAND Gates • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: -55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • Alarm / tamper detect c |
|
|
|
Texas Instruments |
High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register 2 Description • Buffered inputs The ’HC166 and ’HCT166 8-bit shift register is • Fanout (over temperature range) fabricated with silicon gate CMOS technology. It – Standard outputs: 10 LSTTL Loads – Bus driver outputs: 15 LSTTL Loads • Wide ope |
|
|
|
Texas Instruments |
8-Bit Serial-In/Parallel-Out Shift Register • Buffered inputs • Asynchronous reset • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25°C • Fanout (overtemperature range) – Standard Outputs: 10 LSTTL loads – Bus driver outputs: 15 LSTTL loads • Wide operating temp range: – 55°C to 125°C • Ba |
|
|
|
Texas Instruments |
High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting • Select one of eight data outputs: – Active low for '138 – Active high for '238 • l/O port or memory selector • Three enable inputs to simplify cascading • Typical propagation delay of 13 ns at VCC = 5 V, CL = 15 pF, TA = 25°C • Fanout (over tempera |
|
|
|
Texas Instruments |
16-Bit Buffers/Drivers •1 Members of the Texas Instruments Widebus™ Family • EPIC™ (Enhanced-Performance Implanted CMOS) Process • Operating Range 2-V to 5.5-V VCC • Distributed VCC and GND Pins Minimize High-Speed Switching Noise • Flow-Through Architecture Optimizes PCB |
|
|
|
Texas Instruments |
8-Bit Parallel-Load Shift Registers •1 Wide Operating Voltage Range of 2 V to 6 V • Outputs Can Drive Up to 10 LSTTL Loads • Low Power Consumption, 80-µA Maximum ICC • Typical tpd = 13 ns • ±4-mA Output Drive at 5 V • Low Input Current of 1 µA Maximum • Complementary Outputs • Direct O |
|
|
|
Texas Instruments |
8-Bit Parallel-Load Shift Registers •1 Wide Operating Voltage Range of 2 V to 6 V • Outputs Can Drive Up to 10 LSTTL Loads • Low Power Consumption, 80-µA Maximum ICC • Typical tpd = 13 ns • ±4-mA Output Drive at 5 V • Low Input Current of 1 µA Maximum • Complementary Outputs • Direct O |
|