logo

etcTI DRA DataSheet

No. Partie # Fabricant Description Fiche Technique
1
TMS44C256

Texas Instruments
4-Bit DRAM
ICminer.com Electronic-Library Service CopyRight 2003 Powered by ICminer.com Electronic-Library Service CopyRight 2003 Powered by ICminer.com Electronic-Library Service CopyRight 2003 Powered by ICminer.com Electronic-Library Service CopyRight 20
Datasheet
2
DRA755

Texas Instruments
Infotainment Applications Processor
1
• Architecture designed for infotainment applications
• Video, image, and graphics processing support
  – Full-HD video (1920 × 1080p, 60 fps)
  – Multiple video input and video output
  – 2D and 3D graphics
• Dual Arm® Cortex®-A15 microprocessor subsyst
Datasheet
3
DRA786

Texas Instruments
Infotainment Applications Processor
1
• Architecture designed for infotainment applications
• Up to 2 C66x floating-point VLIW DSP
  – Fully object-code compatible with C67x and C64x+
  – Up to thirty-two 16 × 16-bit fixed-point multiplies per cycle
• Up to 512kB of on-chip L3 RAM
• Level
Datasheet
4
LMV7239-Q1

ETCTI
LMV7235 LMV7239 and LMV7239-Q1 75-ns Ultra Low Power Low Voltage Rail-to-Rail Input Comparator with Open-Drain and Push-Pull Output (Rev. N)
Datasheet
5
TMS418160

Texas Instruments
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. The TMS4xx160 and TMS4xx160P are offered in a 44/50-lead pl
Datasheet
6
DRA785

Texas Instruments
Infotainment Applications Processor
1
• Architecture designed for infotainment applications
• Up to 2 C66x floating-point VLIW DSP
  – Fully object-code compatible with C67x and C64x+
  – Up to thirty-two 16 × 16-bit fixed-point multiplies per cycle
• Up to 512kB of on-chip L3 RAM
• Level
Datasheet
7
LMV7235

ETCTI
LMV7235 LMV7239 and LMV7239-Q1 75-ns Ultra Low Power Low Voltage Rail-to-Rail Input Comparator with Open-Drain and Push-Pull Output (Rev. N)
Datasheet
8
TMS427400

Texas Instruments
4194304-WORD BY 4-BIT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. Please be aware that an important notice concerning availa
Datasheet
9
TMS416400

Texas Instruments
4194304-WORD BY 4-BIT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. Please be aware that an important notice concerning availa
Datasheet
10
TMS426160P

Texas Instruments
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. The TMS4xx160 and TMS4xx160P are offered in a 44/50-lead pl
Datasheet
11
DRA725

Texas Instruments
Infotainment Applications Processor
1
• Architecture designed for infotainment applications
• Video, image, and graphics processing support
  – Full-HD video (1920 × 1080p, 60 fps)
  – Multiple video inputs and video outputs
  – 2D and 3D graphics
• Arm® Cortex®-A15 microprocessor subsystem
Datasheet
12
DRA754

Texas Instruments
Infotainment Applications Processor
1
• Architecture designed for infotainment applications
• Video, image, and graphics processing support
  – Full-HD video (1920 × 1080p, 60 fps)
  – Multiple video input and video output
  – 2D and 3D graphics
• Dual Arm® Cortex®-A15 microprocessor subsyst
Datasheet
13
DRA745

Texas Instruments
Infotainment Applications Processor
1
• Architecture designed for infotainment applications
• Video, image, and graphics processing support
  – Full-HD video (1920 × 1080p, 60 fps)
  – Multiple video input and video output
  – 2D and 3D graphics
• Dual Arm® Cortex®-A15 microprocessor subsyst
Datasheet
14
TPS40100

Texas Instruments
MIDRANGE INPUT SYNCHRONOUS BUCK CONTROLLER

• Operation over 4.5 V to 18 V Input Range
• Adjustable Frequency (Between 100 kHz and 600 kHz) Current Feedback Control
• Output Voltage Range From 0.7 V to 5.5 V
• Simultaneous, Ratiometric and Sequential Startup Sequencing
• Adaptive Gate Drive
Datasheet
15
TRF370333

Texas Instruments
QUADRATURE MODULATORS
1
•2 75-dBc Single-Carrier WCDMA ACPR at
  –11-dBm Channel Power
• Low Noise Floor:
  –163 dBm/Hz
• OIP3 of 23 dBm
• P1dB of 9 dBm
• Unadjusted Carrier Feedthrough of
  –40 dBm
• Unadjusted Side-Band Suppression of
  –40 dBc
• Single Supply: 4.5 V
  –5.5 V Oper
Datasheet
16
TRF3722

Texas Instruments
Quadrature Modulator

•1 IQ Modulator with Integrated PLL and VCO
• Integer-N/Fractional-N PLL
• Modulator Supports 400 MHz to 4200 MHz
• PLL and VCO Supports 280 MHz to 4100 MHz
• OIP3 at 900 MHz = 31 dBm
• OIP3 at 1800 MHz = 30 dBm
• VCO 1800-MHz Open Loop Phase Noise =
Datasheet
17
TMS426400P

Texas Instruments
4194304-WORD BY 4-BIT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. Please be aware that an important notice concerning availa
Datasheet
18
TMS426400

Texas Instruments
4194304-WORD BY 4-BIT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. Please be aware that an important notice concerning availa
Datasheet
19
TMS416169

Texas Instruments
1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. PIN NOMENCLATURE A0
  – A11 DQ0
  – DQ15 LCAS UCAS NC OE RAS
Datasheet
20
TMS428160

Texas Instruments
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS
maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. The TMS4xx160 and TMS4xx160P are offered in a 44/50-lead pl
Datasheet



Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact