logo

Xilinx XC6 DataSheet

No. Partie # Fabricant Description Fiche Technique
1
XC6SLX9

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
2
XC6SLX16

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
3
XC6SLX25

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
4
XC6SLX45

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
5
XC6SLX100

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
6
XC6SLX150

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
7
XC6SLX4

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
8
XC6VCX130T

XILINX
Virtex-6 CXT

• Advanced, high-performance, FPGA Logic
• Real 6-input look-up table (LUT) technology
• Dual LUT5 (5-input LUT) option
• LUT/dual flip-flop pair for applications requiring rich register mix
• Improved routing efficiency
• 64-bit (or 32 x 2-bit) dis
Datasheet
9
XC6SLX75

Xilinx
Spartan-6 FPGA
tical timing characteristics to the -3 speed grade. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. This Spartan-6
Datasheet
10
XC6VCX75T

XILINX
Virtex-6 CXT

• Advanced, high-performance, FPGA Logic
• Real 6-input look-up table (LUT) technology
• Dual LUT5 (5-input LUT) option
• LUT/dual flip-flop pair for applications requiring rich register mix
• Improved routing efficiency
• 64-bit (or 32 x 2-bit) dis
Datasheet
11
XC6VCX195T

XILINX
Virtex-6 CXT

• Advanced, high-performance, FPGA Logic
• Real 6-input look-up table (LUT) technology
• Dual LUT5 (5-input LUT) option
• LUT/dual flip-flop pair for applications requiring rich register mix
• Improved routing efficiency
• 64-bit (or 32 x 2-bit) dis
Datasheet
12
XC6VCX240T

XILINX
Virtex-6 CXT

• Advanced, high-performance, FPGA Logic
• Real 6-input look-up table (LUT) technology
• Dual LUT5 (5-input LUT) option
• LUT/dual flip-flop pair for applications requiring rich register mix
• Improved routing efficiency
• 64-bit (or 32 x 2-bit) dis
Datasheet



Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact