No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low-pow |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low-pow |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low-pow |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low-pow |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
Spartan-II/Spartan-IIE Family OTP Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan™-II/Spartan-IIE FPGA devices • Simple interface to the Spartan device • Programmable reset polarity (active High or active Low) • Low- |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|
|
|
Xilinx |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan®, and Spartan-XL FPGAs • Simple interface to the Spartan device requires only one user I/O pin • Programmable reset polarity (active H |
|