No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Vitesse Semiconductor |
Quad Transceiver • Four Complete Transmitter/ Receiver Functions in a Single Integrated Circuit • Full Fibre Channel (T11) and Gigabit Ethernet (IEEE 802.3z) Compliance • 1.05Gb/s to 1.36Gb/s Operation per Channel • Common or Per-Channel Transmit Byte Clocks • TTL or |
|
|
|
Vitesse |
Quad Port 10/100/1000 Base-T PHY functions, performance, technical specifications and availability, is subject to change without notice at any time. TRST 741 Calle Plano Camarillo, CA 93012, USA Tel: +1 805.388.3700 Fax: +1 805.987.5896 www.vitesse.com |
|
|
|
Vitesse Semiconductor |
6.5 Gbps 144 x 144 Asynchronous Crosspoint Switch ` 6.5 Gbps 144 × 144 strictly nonblocking switch matrix with multicast and output striping programming modes ` Input signal equalization (ISE) with programmable control globally or on a per-channel basis ` Adjustable output pre-emphasis EQ ` Differe |
|
|
|
Vitesse Semiconductor |
Quad Port Bypass Circuit the loop. Data goes from the 7121’s L_SOn pin to the Disk Drive RX input and data from the disk drive TX output goes to the 7121’s L_SIn pin. Refer to Figure 2 for disk drive application. In BYPASS mode, the disk drive is either absent or non-functio |
|
|
|
Vitesse Semiconductor |
34x34 Crosspoint Switch • 34 Input by 34 Output Crosspoint Switch • 2.5 Gbits/sec. NRZ Data Bandwidth • TTL Compatible µP Interface • Differential PECL Data Inputs • On-chip 50Ω Input Terminations 2.5 Gbits/sec 34x34 Crosspoint Switch with Signal Detection • 50Ω Source Te |
|
|
|
Vitesse Semiconductor |
Telecomm / Datacomm A P P L I C AT I O N S : Point-to-Point Linear Configurations Such as a Multi-Service Router/ Switch or Point-to-Point Transport SONET/SDH ADM and TSI Switching Systems Gigabit Ethernet Transport Applications Utilizing LAPS or GFP Frame Encapsula |
|
|
|
Vitesse Semiconductor |
(VSC1235 / VSC1236) 16:1 Multiplexer Support of Multiple Rates with a Single Reference Surpasses SONET/SDH Jitter Tolerance Requirements True Loss of Signal Function Direct Recovery of NRZ and RZ Signals Common Features Low Power SiGe Technology No External Heatsink Required 10x1 |
|
|
|
Vitesse Semiconductor Corporation |
24x10/100/1000 Ethernet MAC ss Connection to a Variety of Packet Processors. Low Pin-Count, high-Speed Interface simplifies Interconnection of MAC & PHY Maintains Network Stability During Peak Network Utilization Provides user defined fairness During Periods of Oversubscript |
|
|
|
Vitesse Semiconductor |
ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux ● Operates at either STS-3/STM-1 (155.52Mb/s) or STS-12/STM-4 (622.08Mb/s) data rates ● Compatible with industry ATM UNI devices ● On-chip clock generation of the 155.52MHz or 622.08MHz high-speed clock (Mux) ● On-chip clock recovery of the 155.52MHz |
|
|
|
Vitesse |
Quad Port 10/100/1000 Base-T PHY functions, performance, technical specifications and availability, is subject to change without notice at any time. TRST 741 Calle Plano Camarillo, CA 93012, USA Tel: +1 805.388.3700 Fax: +1 805.987.5896 www.vitesse.com |
|
|
|
Vitesse Semiconductor |
(VSC9125 / VSC9128) Telecomm / Datacomm functions, performance, technical specifications and availability, is subject to change without notice at any time. 741 Calle Plano Camarillo, CA 93012, USA Tel: +1 805.388.3700 Fax: +1 805.987.5896 www.vitesse.com |
|
|
|
Vitesse Semiconductor |
LVD SCSI Enclosure Management Controller w SCSI Bus Flash (256K x 8) Drive 0 Drive 1 Drive 2 Drive 3 Drive 4 Drive 5 Drive 6 Drive 7 SSC050-01/ VSC055 Backplane Controller Serial EEPROM Temp Sensor Software Development Kit (SDK): - Modular Architecture to Support Migration to Other I/ |
|
|
|
Vitesse Semiconductor |
1.0625 Gbit/sec Transmitter/Receiver • ANSI X3T11 Fibre Channel Compatible at 1.0625 Gbit/s • On-chip Fully Monolithic Clock Recovery and Clock Multiplication Circuits Require No External Components • On Chip Clock Multiplication Relieves System of High Speed Clock Generation • Single |
|
|
|
Vitesse Semiconductor |
1.0625 Gbit/sec Transmitter/Receiver • ANSI X3T11 Fibre Channel Compatible at 1.0625 Gbit/s • On-chip Fully Monolithic Clock Recovery and Clock Multiplication Circuits Require No External Components • On Chip Clock Multiplication Relieves System of High Speed Clock Generation • Single |
|
|
|
Vitesse Semiconductor |
Ethernet Transceiver • Gigabit Ethernet Transceiver @ 1.25Gb/s • Compliant to IEEE 802.3Z PMA • TTL Interface Compatible to PMA-TBI • Monolithic Clock Synthesis and Clock Recovery - No External Components • 125MHz TTL Reference Clock 1.25Gbits/sec Gigabit Ethernet Trans |
|
|
|
Vitesse Semiconductor |
Enhanced I2C Backplane Controller ace PWM Control Fan Speed Sensors I/O and LED Control 64 General Purpose I/O (GPIO) pins PB-VSC055-001 VSC055 Enhanced I2C Backplane Controller GENERAL DESCRIPTION: The VSC055 Enhanced I2C Backplane Controller is an integrated CMOS circuit that |
|
|
|
Vitesse Semiconductor |
(VSC1235 / VSC1236) 16:1 Multiplexer Support of Multiple Rates with a Single Reference Surpasses SONET/SDH Jitter Tolerance Requirements True Loss of Signal Function Direct Recovery of NRZ and RZ Signals Common Features Low Power SiGe Technology No External Heatsink Required 10x1 |
|
|
|
Vitesse Semiconductor |
1Gb/s 16-Channel Drive-Side Deskew IC • High-Speed Operation: 1 Gb/s Data Rate 500ps min Output Pulse Width 750ps min Input Pulse Width • Excellent Overall Timing Accuracy: Ultra-Stable Timing Delays Minimum Pattern Dependence Very Fine Timing Resolution (1 LSB = 8ps) • High Level of Int |
|
|
|
Vitesse Semiconductor Corporation |
OC-192 Very Short Reach (VSR) Converter ary Scan Two Recovered Clock-based Outputs VSC7166: SONET INTERFACE Serial Register Interface Parallel Optics OC-192 Framer VSC7166 Tx Parallel Optics Rx Parallel Optics Rx Parallel Optics Tx VSC7166 OC-192 Framer PB-VSC7166-001 VSC7166 |
|
|
|
Vitesse Semiconductor |
Multi-Rate SONET/SDH Clock and Data Recovery IC • Multi-Rate OC-3, OC-12, OC-24, OC-48 Clock and Data Recovery • Supports Gigabit Ethernet • Differential Back Terminated I/O • Maintains Clock Output in the Absence of Data • Selectable Reference Clock • Loss of Lock Indicator • Exceeds SONET/SDH R |
|