No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8V VDD/1.5V or 1.8V VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Suppo |
|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8V VDD/1.5V or 1.8V VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Suppo |
|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8 or 2.5V VDD/1.5V ~1.8VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Su |
|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8 or 2.5V VDD/1.5V ~1.8VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Su |
|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8V VDD/1.5V or 1.8V VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Suppo |
|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8V VDD/1.5V or 1.8V VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Suppo |
|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8 or 2.5V VDD/1.5V ~1.8VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Su |
|
|
|
Samsung Electronics |
1Mx36 & 2Mx18 SRAM • 1Mx36 or 2Mx18 Organizations. • 1.8 or 2.5V VDD/1.5V ~1.8VDDQ. • HSTL Input and Output Levels. • Differential, HSTL Clock Inputs K, K. • Synchronous Read and Write Operation • Registered Input and Registered Output • Internal Pipeline Latches to Su |
|