| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
SPANSION |
S25FL032A Memory Protection – W# pin works in conjunction with Status Register Bits to protect specified memory areas – Status Register Block Protection bits (BP2, BP1, BP0) in status register configure parts of memory as read-only Device ID – JEDEC stand |
|
|
|
|
SPANSION |
16 Megabit CMOS 3.0 Volt Flash Memory Memory Protection – W# pin works in conjunction with Status Register Bits to protect specified memory areas – Status Register Block Protection bits (BP2, BP1, BP0) in status register configure parts of memory as read-only Software Features – SPI Bu |
|
|
|
|
SPANSION |
4-Mbit 3.0V Serial Flash Memory Single power supply operation – Full voltage range: 2.7 to 3.6V Flexible Architecture with 4 kB Sectors – – – – – Sector Erase (4 kB) Block Erase (64 kB) Page Program up to 256 bytes 100k erase/program cycles typical 20-year data retention typic |
|
|
|
|
SPANSION |
CMOS 3.0-Volt Flash Non-Volatile Memory Serial Peripheral Interface (SPI) – SPI Clock polarity and phase modes 0 and 3 – Command subset and footprint compatible with S25FL-K Read – Normal Read (Serial): – 50 MHz clock rate (-40°C to +85°C/105°C) – 45 MHz clock rate (-40°C to +125°C) – |
|
|
|
|
SPANSION |
Flash Memory Memory Protection – W# pin works in conjunction with Status Register Bits to protect specified memory areas – Status Register Block Protection bits (BP2, BP1, BP0) in status register configure parts of memory as read-only Device ID – JEDEC stand |
|
|
|
|
SPANSION |
(S25FL001D / S25FL002D) Flash Memory Memory Protection — W# pin works in conjunction with Status Register Bits to protect specified memory areas — Status Register Block Protection bits (BP1, BP0) in status register configure parts of memory as readonly SOFTWARE FEATURES SP |
|
|
|
|
SPANSION |
128 Mbit (16 Mbyte) MirrorBit Flash Non-Volatile Memory Density – 128 Mbits (16 Mbytes) Data Retention – 20 Year Data Retention typical Serial Peripheral Interface (SPI) – SPI Clock polarity and phase modes 0 and 3 – Extended Addressing: 24- or 32-bit address options – Serial Command set and footp |
|
|
|
|
SPANSION |
S25FL016A Memory Protection – W# pin works in conjunction with Status Register Bits to protect specified memory areas – Status Register Block Protection bits (BP2, BP1, BP0) in status register configure parts of memory as read-only Software Features – SPI Bu |
|
|
|
|
SPANSION |
32-Mbit CMOS 3.0 Volt Flash Memory Advanced security features – Software and Hardware Write-Protect – Top/Bottom, 4 kB complement array protection – Power Supply Lock-Down and OTP protection – 64-Bit Unique ID for each device – Discoverable Parameters (SFDP) Registers – 3x 256-byte |
|
|
|
|
SPANSION |
S25FL064P Memory protection – W#/ACC pin works in conjunction with Status Register Bits to protect specified memory areas – Status Register Block Protection bits (BP2, BP1, BP0) in status register configure parts of memory as read-only Device ID – JEDEC s |
|
|
|
|
SPANSION |
MirrorBit Flash Non-Volatile Memory Density – 128 Mbits (16 Mbytes) – 256 Mbits (32 Mbytes) Serial Peripheral Interface (SPI) – SPI Clock polarity and phase modes 0 and 3 – Double Data Rate (DDR) option – Extended Addressing: 24- or 32-bit address options – Serial Command subset an |
|
|
|
|
SPANSION |
Flash Memory Memory Protection — W# pin works in conjunction with Status Register Bits to protect specified memory areas — Status Register Block Protection bits (BP1, BP0) in status register configure parts of memory as readonly SOFTWARE FEATURES |
|
|
|
|
SPANSION |
32-Mbit CMOS 3.0 Volt Flash Memory Memory protection – W#/ACC pin works in conjunction with Status Register Bits to protect specified memory areas – Status Register Block Protection bits (BP2, BP1, BP0) in status Publication Number S25FL032P_00 Revision 09 Issue Date January 29, |
|
|
|
|
SPANSION |
16-Mbit 3.0V Serial Flash Memory Single power supply operation – Full voltage range: 2.7 to 3.6V Flexible Architecture with 4 kB Sectors – – – – – Sector Erase (4 kB) Block Erase (64 kB) Page Program up to 256 bytes 100k erase/program cycles typical 20-year data retention typic |
|
|
|
|
Spansion |
S25FL064P Memory protection – W#/ACC pin works in conjunction with Status Register Bits to protect specified memory areas – Status Register Block Protection bits (BP2, BP1, BP0) in status register configure parts of memory as read-only Device ID – JEDEC s |
|
|
|
|
SPANSION |
512Mbit (64Mbyte) MirrorBit Flash Non-Volatile Memory Density – 512 Mbits (64 Mbytes) Security features – One Time Program (OTP) array of 1024 bytes – Block Protection: – Status Register bits to control protection against program or erase of a contiguous range of sectors. – Hardware and software co |
|
|
|
|
SPANSION |
CMOS 3.0-Volt Flash Non-Volatile Memory Serial Peripheral Interface (SPI) – SPI Clock polarity and phase modes 0 and 3 – Command subset and footprint compatible with S25FL-K Read – Normal Read (Serial): – 50 MHz clock rate (-40°C to +85°C/105°C) – 45 MHz clock rate (-40°C to +125°C) – |
|
|
|
|
SPANSION |
CMOS 3.0-Volt Flash Non-Volatile Memory Serial Peripheral Interface (SPI) – SPI Clock polarity and phase modes 0 and 3 – Command subset and footprint compatible with S25FL-K Read – Normal Read (Serial): – 50 MHz clock rate (-40°C to +85°C/105°C) – 45 MHz clock rate (-40°C to +125°C) – |
|
|
|
|
SPANSION |
MirrorBit Flash Non-Volatile Memory Density – 128 Mbits (16 Mbytes) – 256 Mbits (32 Mbytes) Serial Peripheral Interface (SPI) – SPI Clock polarity and phase modes 0 and 3 – Double Data Rate (DDR) option – Extended Addressing: 24- or 32-bit address options – Serial Command subset an |
|
|
|
|
SPANSION |
MirrorBit Flash Non-Volatile Memory Density – 128 Mbits (16 Mbytes) – 256 Mbits (32 Mbytes) Serial Peripheral Interface (SPI) – SPI Clock polarity and phase modes 0 and 3 – Double Data Rate (DDR) option – Extended Addressing: 24- or 32-bit address options – Serial Command subset an |
|