| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
National Semiconductor |
BCD-to-Decimal Decoder Y Supply voltage range Y Tenth power TTL compatible 3V to 15V drive 2 LPTTL loads Y High noise immunity Y Low power Y Medium speed operation 0 45 VCC (typ ) 50 nW (typ ) 10 MHz (typ ) with 10V VCC Applications Y Automotive Y Data terminals Y Inst |
|
|
|
|
National Semiconductor |
Decade Counter with Asynchronous Clear |
|
|
|
|
National Semiconductor |
Parallel-Load 8-Bit Shift Register Y Wide supply voltage range Y Guaranteed noise margin Y High noise immunity Y Low power TT |
|
|
|
|
National Semiconductor |
(MM74C160 - MM74C163) Decade Counter with Asynchronous Clear |
|
|
|
|
Fairchild Semiconductor |
4-Digit Counters |
|
|
|
|
Fairchild Semiconductor |
Hex Non-Inverting TTL Buffer s Wide supply voltage range: 3.0V to 15V s Guaranteed noise margin: 1.0V s High noise immunity: 0.45 VCC (typ.) s TTL compatibility: Fan out of 2 driving standard TTL Ordering Code: Order Number Package Number Package Description MM74C901M M14A |
|
|
|
|
National Semiconductor |
BCD-to-7 Segment Latch/Decoder/Driver Y Typical propagation delay 60 ns Y Supply voltage range 2 – 6V Y Maximum input current 1 mA Y Maximum quiescent supply current 80 mA (74HC) Y Display blanking Y Low dynamic power consumption Connection Diagram Dual-In-Line Package Top View TL F 5 |
|
|
|
|
National Semiconductor |
MM74C910 Y Supply voltage range Y High noise immunity Y TTL compatible fan out Y Input address register Y Low power consumption Y Fast access time Y TRI-STATE outputs Y High voltage inputs 3 0V to 5 5V 0 45VCC (typ ) 1 TTL load 250 nW package (typ ) (chip en |
|
|
|
|
National Semiconductor |
MM74C912 |
|
|
|
|
Fairchild Semiconductor |
Octal 3-STATE Buffer |
|
|
|
|
National Semiconductor |
AND-OR-Invert Gate Y Typical propagation delay 10 ns Y Wide power supply range 2 – 6V Y Low quiescent supply current 20 mA maximum (74 Series) Y Low input current 1 mA maximum Y High output current 4 mA minimum Connection Diagrams Dual-In-Line Package Top View Order |
|
|
|
|
National Semiconductor |
Hex D Flip-Flops Y Typical propagation delay 16 ns Y Wide operating voltage range 2 – 6V Y Low input current |
|
|
|
|
Fairchild Semiconductor |
Synchronous 4-Bit Up/Down Binary Counter s High noise margin: 1V guaranteed s Tenth power TTL compatible: Drive 2 LPTTL loads s Wide sup |
|
|
|
|
Fairchild Semiconductor |
MM74C14 s Wide supply voltage range: s High noise immunity: 0.4 VCC (typ.) s Hysteresis: 3.0V to 15V 0.70 VCC (typ.) s Low power: TTL compatibility: 0.2 VCC guaranteed 0.4 VCC (typ.): 0.2 VCC guaranteed Ordering Code: Order Number MM74C14M MM74C14N Package |
|
|
|
|
National Semiconductor |
Octal D-Type Flip-FLop |
|
|
|
|
Fairchild Semiconductor |
MM74C923 s 50 kΩ maximum switch on resistance s On or off chip clock s On-chip row pull-up devices s 2 key roll-over s Keybounce elimination with single capacitor s Last key register at outputs s 3-STATE output LPTTL compatible s Wide supply range: 3V to 15V |
|
|
|
|
National Semiconductor |
8-Bit Magnitude Comparator Y TTL input compatible Y Typical propagation delay 20 ns Y Low quiescent current 80 mA maximum (74HCT Series) Y Large output current 4 mA Y Same as HCT521 Logic Diagrams C1995 National Semiconductor Corporation TL F 5371 TL F 5371 – 2 RRD-B30M105 |
|
|
|
|
National Semiconductor |
MM74C915 |
|
|
|
|
National Semiconductor |
7-Segment-to-BCD Converter |
|
|
|
|
National Semiconductor |
8-Input NAND Gate |
|