No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
NXP Semiconductors |
48 kHz IEC 60958 audio DAC General Control IEC 60958 input Digital sound processing and DAC APPLICATIONS GENERAL DESCRIPTION ORDERING INFORMATION QUICK REFERENCE DATA BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Operating modes Clock regeneration and lock detection Crystal osc |
|
|
|
NXP Semiconductors |
Dual 14-bit DAC and benefits Dual 14-bit resolution IMD3: 76 dBc; fs = 737.28 Msps; fo = 140 MHz 750 Msps maximum update rate ACPR: 71 dBc; 2-carrier WCDMA; fs = 737.28 Msps; fo = 153.6 MHz Selectable 4× or 8× interpolation filters Typica |
|
|
|
NXP Semiconductors |
Dual 10-bit DAC and benefits Dual 10-bit resolution 750 Msps maximum update rate Selectable 2×, 4× or 8× interpolation filters Input data rate up to 312.5 Msps Very low-noise cap-free integrated PLL 32-bit programmable NCO frequency Four JESD204A seria |
|
|
|
NXP Semiconductors |
Triple 10-bit video DAC up to 330 MHz sample frequency s s s s s s s s s s s Triple 10-bit DAC Sampling frequency up to 330 MHz Internal voltage reference (1.21 V) Complementary outputs Direct drive of double terminated 75 Ω load into standard level TTL compatible input Sync and blank control inputs Anal |
|
|
|
NXP Semiconductors |
48 kHz IEC 60958 audio DAC General Control IEC 60958 input Digital sound processing and DAC APPLICATIONS GENERAL DESCRIPTION ORDERING INFORMATION QUICK REFERENCE DATA BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Clock regeneration and lock detection Mute Auto mute Data path Co |
|
|
|
NXP Semiconductors |
Dual 10 bits DAC I I I I I I I I I I Dual 10-bit resolution Spurious Free Dynamic Range (SFDR) = 80 dBc at 2.5 MHz Input data rate up to 80 MHz 2 × interpolation filter Output data rate up to 160 Mhz Single 3.3 V power supply Low noise capacitor free integrated Phase- |
|
|
|
NXP Semiconductors |
Dual 10-bit DAC and benefits Dual 10-bit resolution 650 Msps maximum update rate Selectable 2×, 4× or 8× interpolation filters Input data rate up to 312.5 Msps Very low noise cap free integrated PLL 32-bit programmable NCO frequency Four JESD204A seria |
|
|
|
NXP Semiconductors |
Dual 16-bit DAC and benefits Dual 16-bit resolution 1.25 Gsps maximum update rate Selectable ×2, ×4 and ×8 interpolation filters Very low noise capacitor-free integrated Phase-Locked Loop (PLL) Embedded Numerically Controlled Oscillator (NCO) with 40-bit p |
|
|
|
NXP Semiconductors |
96 kHz IEC 958 audio DAC General Control IEC 958 input Digital output and input interfaces Digital sound processing and DAC APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Operating modes Clock regenerat |
|
|
|
NXP Semiconductors |
IEC 958 audio DAC General Control IEC 958 input Digital output and input interfaces Digital sound processing and DAC APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Operating modes Clock regenerat |
|
|
|
NXP Semiconductors |
IEC 958 audio DAC General Control IEC 958 input Digital sound processing and DAC APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Clock regeneration and lock detection Mute Auto mute Data path IEC |
|
|
|
NXP Semiconductors |
Dual 12 bits DAC I I I I I I I I I I Dual 12-bit resolution Spurious Free Dynamic Range (SFDR) = 80 dBc at 2.5 MHz Input data rate up to 80 MHz 2 × interpolation filter Output data rate up to 160 MHz Single 3.3 V power supply Low noise capacitor free integrated PLL Lo |
|
|
|
NXP Semiconductors |
Dual 14 bits DAC I I I I I I I I I I Dual 14-bit resolution Spurious-Free Dynamic Range (SFDR) = 80 dBc at 2.5 MHz Input data rate up to 80 MHz 2 × interpolation filter Output data rate up to 160 MHz Single 3.3 V power supply Low noise capacitor-free integrated Phase- |
|
|
|
NXP Semiconductors |
Dual 14-bit DAC I Dual 14-bit resolution I 650 Msps maximum update rate I I I I I I I I I I IMD3: 80 dBc; fs = 640 Msps; fo = 96 MHz I ACPR: 71 dBc; 2 carriers WCDMA; fs = 614.4 Msps; fo = 96 MHz; PLL on Selectable 2×, 4× or 8× interpolation I Typical 0.95 W power d |
|
|
|
NXP Semiconductors |
96 kHz IEC 958 audio DAC General Control IEC 958 input Digital sound processing and DAC APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Clock regeneration and lock detection Mute Auto mute Data path IEC |
|