No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Mitel Networks Corporation |
Multi-Rate Parallel Access Circuit • Parallel-to-serial and serial-to-parallel conversion of up to 1536 full duplex channels or 3072 time-slots Serial port data rates selectable between 2.048, 4.096 or 8.192 Mb/s Provides a mechanism for a double buffer function to be implemented in e |
|
|
|
Mitel Networks Corporation |
3V Rate Conversion Digital Switch • • • • • • • • • • • • • • 2,048 × 512 and 512 x 512 switching among backplane and local streams Rate conversion between 2.048, 4.096 and 8.192Mb/s Optioal sub-rate switch configuration for 2.048 Mb/s streams Per-channel variable or constant throughp |
|
|
|
Mitel Networks Corporation |
Octal IMA/UNI PHY Device • • • • • • Cost effective, single chip, 8-port ATM IMA and UNI processor Up to 4 IMA groups over 8 T1/E1 links can be implemented Supports MIXED mode; links not assigned to an IMA group can be used in UNI mode Versatile PCM Interface to most popular |
|
|
|
Mitel Networks Corporation |
ISO2-CMOS ST-BUS FAMILY Digital Telephone with HDLC (HPhone-II) • • • • Programmable µ - Law / A - Law codec and filters Programmable CCITT (G.711)/sign-magnitude coding Programmable transmit, receive and side-tone gains DSP-based: i) Speakerphone switching algorithm ii) DTMF and single tone generator iii) Tone R |
|
|
|
Mitel Networks Corporation |
Multiple Output Trunk PLL • Provides T1 and E1 clocks, and ST-BUS/GCI framing signals locked to an input reference of either 8 kHz (frame pulse), 1.544 MHz (T1), or 2.048 MHz (E1) Meets AT & T TR62411 and ETSI ETS 300 011 specifications for a 1.544 MHz (T1), or 2.048 MHz (E1) |
|
|
|
Mitel Networks Corporation |
Quad IMA/UNI PHY Device • • • • • • Cost effective, single chip, 4-port ATM IMA and UNI processor Up to 4 IMA groups over 4 T1/E1 links can be implemented Supports MIXED mode; links not assigned to an IMA group can be used in UNI mode Versatile PCM Interface to most popular |
|
|
|
Mitel Networks Corporation |
CMOS Low-Voltage Acoustic Echo Canceller • • • • • • • • • • • • • Contains two echo cancellers: 112ms acoustic echo canceller + 16ms line echo canceller Works with low cost voice codec. ITU-T G.711 or signed mag µ/A-Law, or linear 2’s comp Each port may operate in different format Advanced |
|
|
|
Mitel Networks Corporation |
Multi-Channel Voice Echo Canceller |
|
|
|
Mitel Networks Corporation |
ISO2-CMOS ST-BUS FAMILY Digital Telephone (DPhone-II) • • • • Programmable µ - Law / A - Law codec and filters Programmable CCITT (G.711)/sign-magnitude coding Programmable transmit, receive and side-tone gains DSP-based: i) Speakerphone switching algorithm ii) DTMF and single tone generator iii) Tone R |
|
|
|
Mitel Networks Corporation |
WAN Access Switch • • • • • • • • • • • • • 3.3V operation with 5V tolerant inputs and I/O’s 2,432 x 2,432 channel non-blocking switching among local streams 4,096 x 2,432 channel blocking switching between backplane and local streams 2,048 x 2,048 channel non-blockin |
|
|
|
Mitel Networks Corporation |
CMOS PAC - Parallel Access Circuit • Configurable for parallel-to-serial or serial-to-parallel conversion of 1024 channels Interfaces to Mitel’s MT9080 Switch Matrix Module (SMX). Generates all framing signals required in 1K or 2K switching applications Serial data rates of 2.048 Mbit |
|
|
|
Mitel Networks Corporation |
3V Large Digital Switch • • • • • • • • • • • • 2,048 × 2,048 channel non-blocking switching at 8.192 Mb/s Per-channel variable or constant throughput delay Automatic identification of ST-BUS/GCI interfaces Accept ST-BUS streams of 2.048, 4.096 or 8.192 Mb/s Automatic frame |
|
|
|
Mitel Networks Corporation |
CMOS SMX - Switch Matrix Module • • • • • • • Timeslot interchange circuit for digital switch applications 16 bit wide data bus I/O 2048 x 16 bit wide byte capacity Dual addressing capability; internal counter and external address bus Variable clock and frame rates Microprocessor i |
|
|
|
Mitel Networks Corporation |
CMOS ST-BUS FAMILY Advanced Controller for E1 • Meets applicable requirements of CCITT G.704, G.706, G.732, G.775, G.796, I.431 and ETSI ETS 300 011 HDB3, RZ, NRZ (fibre interface) and bipolar NRZ line codes Data link access and national bit buffers (five bytes each) Enhanced alarms, performance |
|
|
|
Mitel Networks Corporation |
E1 Single Chip Transceiver • Combined PCM 30 framer, Line Interface Unit (LIU) and link controllers in a 68 pin PLCC or 100 pin MQFP package Selectable bit rate data link access with optional S a bits HDLC controller (HDLC0) and channel 16 HDLC controller (HDLC1) Enhanced perf |
|
|
|
Mitel Networks Corporation |
T1/E1/OC3 System Synchronizer • Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ITU-T G.812 Type IV clocks for 1,544 kbit/s interfaces and 2,048 kbit/s interfaces Supports ETSI ETS 300 011, TBR 4, TBR |
|
|
|
Mitel Networks Corporation |
Multitrunk System Synchronizer • Meets jitter requirements for: AT&T TR62411 Stratum 3, 4 and Stratum 4 Enhanced for DS1 interfaces; and for ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 for E1 interfaces Provides C1.5, C3, C2, C4, C8 and C16 output clock signals Provides 8kHz ST-BUS |
|
|
|
Mitel Networks Corporation |
Global Digital Trunk Synchronizer • Provides T1 and E1 clocks, and ST-BUS/GCI framing signals locked to an input reference of either 8 kHz (frame pulse), 1.544 MHz (T1), or 2.048 MHz (E1) Meets AT & T TR62411 and ETSI ETS 300 011 specifications for a 1.544 MHz (T1), or 2.048 MHz (E1) |
|
|
|
Mitel Networks Corporation |
T1/E1 System Synchronizer • Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 Interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 Interfaces Selectable 1.544MHz, 2.048MHz or 8kHz input reference signals Pr |
|
|
|
Mitel Networks Corporation |
High-Speed Isochronous Multiplexer • • • • • • • • • • Multiplexes eight 2.048 Mbit/s, ST-BUS links onto one serial high-speed 20.48 Mbit/s link 15.808 Mbit/s clear bandwidth transport Two 8 kbit/s and one 32 kbit/s oversampled signalling channels Embedded system timing and frame sync |
|