| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
Lattice |
High-Performance EE CMOS Programmable Logic which allows a stable fixed pin-to-pin delay, independent of logic paths, routing resources and design refits for up to 16 product terms per output. Other non-Vantis CPLDs incur serious timing delays as product terms expand beyond their typical 4 or 5 |
|
|
|
|
Lattice |
High-Density EE CMOS Programmable Logic |
|
|
|
|
Lattice |
High-Density EE CMOS Programmable Logic |
|
|
|
|
Lattice |
High-Density EE CMOS Programmable Logic n, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desi |
|
|
|
|
Lattice Semiconductor |
High-Performance EE CMOS Programmable Logic x High-performance electrically-erasable CMOS PLD families x 32 to 128 macrocells x 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages x SpeedLocking™ – guaranteed fixed timing up to 16 product terms x Commercial 5/5.5/6/7.5/10/12/15-ns tPD |
|
|
|
|
Lattice |
High-Density EE CMOS Programmable Logic |
|
|
|
|
Lattice |
High-Density EE CMOS Programmable Logic ntly. The MACH110 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The re |
|
|
|
|
Lattice Semiconductor |
MachXO ■ Non-volatile, Infinitely Reconfigurable • Instant-on – powers up in microseconds • Single chip, no external configuration memory required • Excellent design security, no bit stream to intercept • Reconfigure SRAM based logic in milliseconds • SRAM and |
|
|
|
|
Lattice Semiconductor |
High-Performance EE CMOS Programmable Logic x High-performance electrically-erasable CMOS PLD families x 32 to 128 macrocells x 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages x SpeedLocking™ – guaranteed fixed timing up to 16 product terms x Commercial 5/5.5/6/7.5/10/12/15-ns tPD |
|
|
|
|
Lattice Semiconductor |
3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs ■ High Performance ■ Broad Device Offering • Multiple temperature range support – Commercial: 0 to 90°C junction (Tj) – Industrial: -40 to 105°C junction (Tj) – Extended: -40 to 130°C junction (Tj) • For AEC-Q100 compliant devices, refer to LA-ispMA |
|
|
|
|
Lattice |
MachXO2 Flexible Logic Architecture • Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os Ultra Low Power Devices • Advanced 65 nm low power process • As low as 22 µW standby power • Programmable low swing differential I/Os • Stand-by mode and other |
|
|
|
|
Lattice Semiconductor |
High-Performance EE CMOS Programmable Logic x High-performance electrically-erasable CMOS PLD families x 32 to 128 macrocells x 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages x SpeedLocking™ – guaranteed fixed timing up to 16 product terms x Commercial 5/5.5/6/7.5/10/12/15-ns tPD |
|
|
|
|
Lattice Semiconductor |
High-Performance EE CMOS Programmable Logic x High-performance electrically-erasable CMOS PLD families x 32 to 128 macrocells x 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages x SpeedLocking™ – guaranteed fixed timing up to 16 product terms x Commercial 5/5.5/6/7.5/10/12/15-ns tPD |
|
|
|
|
Lattice Semiconductor |
High-Performance EE CMOS Programmable Logic x High-performance electrically-erasable CMOS PLD families x 32 to 128 macrocells x 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages x SpeedLocking™ – guaranteed fixed timing up to 16 product terms x Commercial 5/5.5/6/7.5/10/12/15-ns tPD |
|
|
|
|
Lattice Semiconductor |
High-Performance EE CMOS Programmable Logic x High-performance electrically-erasable CMOS PLD families x 32 to 128 macrocells x 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages x SpeedLocking™ – guaranteed fixed timing up to 16 product terms x Commercial 5/5.5/6/7.5/10/12/15-ns tPD |
|
|
|
|
Lattice |
High-Performance EE CMOS Programmable Logic x x x x x x x x x x x x x High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages SpeedLocking™ – guaranteed fixed timing up to 16 product terms Commercial 5/5.5/6/ |
|
|
|
|
Lattice |
High Density EE CMOS Programmable Logic |
|
|
|
|
Lattice |
High-Density EE CMOS Programmable Logic be placed and routed efficiently. The MACH220 has two kinds of macrocell: output and buried. The output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register |
|
|
|
|
Lattice |
High-Density EE CMOS Programmable Logic |
|
|
|
|
Lattice |
High-Performance EE CMOS Programmable Logic The M4-96/96 consists of six PAL® blocks interconnected by a programmable central switch matrix. The central switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the PAL blocks. T |
|