| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
Lattice Semiconductor |
MachXO ■ Non-volatile, Infinitely Reconfigurable • Instant-on – powers up in microseconds • Single chip, no external configuration memory required • Excellent design security, no bit stream to intercept • Reconfigure SRAM based logic in milliseconds • SRAM and |
|
|
|
|
Lattice |
MachXO2 Flexible Logic Architecture • Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os Ultra Low Power Devices • Advanced 65 nm low power process • As low as 22 µW standby power • Programmable low swing differential I/Os • Stand-by mode and other |
|
|
|
|
Lattice |
MachXO2 Flexible Logic Architecture • Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os Ultra Low Power Devices • Advanced 65 nm low power process • As low as 22 µW standby power • Programmable low swing differential I/Os • Stand-by mode and other |
|
|
|
|
Lattice |
MachXO2 Flexible Logic Architecture • Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os Ultra Low Power Devices • Advanced 65 nm low power process • As low as 22 µW standby power • Programmable low swing differential I/Os • Stand-by mode and other |
|
|
|
|
Lattice |
MachXO2 Flexible Logic Architecture • Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os Ultra Low Power Devices • Advanced 65 nm low power process • As low as 22 µW standby power • Programmable low swing differential I/Os • Stand-by mode and other |
|
|
|
|
Lattice |
MachXO2 Flexible Logic Architecture • Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os Ultra Low Power Devices • Advanced 65 nm low power process • As low as 22 µW standby power • Programmable low swing differential I/Os • Stand-by mode and other |
|
|
|
|
Lattice |
MachXO2 Flexible Logic Architecture • Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os Ultra Low Power Devices • Advanced 65 nm low power process • As low as 22 µW standby power • Programmable low swing differential I/Os • Stand-by mode and other |
|
|
|
|
Lattice Semiconductor |
MachXO ■ Non-volatile, Infinitely Reconfigurable • Instant-on – powers up in microseconds • Single chip, no external configuration memory required • Excellent design security, no bit stream to intercept • Reconfigure SRAM based logic in milliseconds • SRAM and |
|
|
|
|
Lattice Semiconductor |
MachXO ■ Non-volatile, Infinitely Reconfigurable • Instant-on – powers up in microseconds • Single chip, no external configuration memory required • Excellent design security, no bit stream to intercept • Reconfigure SRAM based logic in milliseconds • SRAM and |
|
|
|
|
Lattice Semiconductor |
MachXO ■ Non-volatile, Infinitely Reconfigurable • Instant-on – powers up in microseconds • Single chip, no external configuration memory required • Excellent design security, no bit stream to intercept • Reconfigure SRAM based logic in milliseconds • SRAM and |
|