No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Intersil Corporation |
CMOS Universal Asynchronous Receiver Transmitter (UART) • 8.0MHz Operating Frequency (HD-6402B) • 2.0MHz Operating Frequency (HD-6402R) • Low Power CMOS Design • Programmable Word Length, Stop Bits and Parity • Automatic Data Formatting and Status Generation • Compatible with Industry Standard UARTs • Sin |
|
|
|
Intersil Corporation |
CMOS Universal Asynchronous Receiver Transmitter (UART) • 8.0MHz Operating Frequency (HD-6402B) • 2.0MHz Operating Frequency (HD-6402R) • Low Power CMOS Design • Programmable Word Length, Stop Bits and Parity • Automatic Data Formatting and Status Generation • Compatible with Industry Standard UARTs • Sin |
|
|
|
Intersil Corporation |
HD3-6402R-9Z • 8.0MHz Operating Frequency (5962-9052502) • 2.0MHz Operating Frequency (HD3-6402R) • Low Power CMOS Design • Programmable Word Length, Stop Bits and Parity • Automatic Data Formatting and Status Generation • Compatible with Industry Standard UARTs |
|
|
|
Intersil Corporation |
CMOS Manchester Encoder-Decoder • Support of MlL-STD-1553 • Data Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.25 MBit/s • Sync Identification and Lock-In • Clock Recovery • Manchester II Encode, Decode • Separate Encode and Decode • Low Operating Power . . . . . . . |
|
|
|
Intersil Corporation |
CMOS Manchester Encoder-Decoder • Converter or Repeater Mode • Independent Manchester Encoder and Decoder Operation • Static to One Megabit/sec Data Rate Guaranteed • Low Bit Error Rate • Digital PLL Clock Recovery • On Chip Oscillator • Low Operating Power: 50mW Typical at +5V • A |
|
|
|
Intersil Corporation |
CMOS Asynchronous Serial Manchester Adapter (ASMA) • Low Bit Error Rate • Data Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1MBit/s • Sync Identification and Lock-In • Clock Recovery • Manchester II Encoder, Decoder • Separate Encode and Decode • Low Operating Power . . . . . . . |
|
|
|
Intersil Corporation |
General Purpose NPN Transistor Array plications Ordering Information PART NUMBER (BRAND) CA3086 CA3086M (3086) CA3086M96 (3086) CA3086F TEMP. RANGE (oC) -55 to 125 -55 to 125 -55 to 125 -55 to 125 PACKAGE 14 Ld PDIP 14 Ld SOIC 14 Ld SOIC Tape and Reel 14 Ld CERDIP PKG. NO. E14.3 M14.15 |
|
|
|
Intersil Corporation |
N-Channel MOSFET • 15A, 55V • Simulation Models - Temperature Compensated PSPICE® and SABER© Models - SPICE and SABER Thermal Impedance Models Available on the WEB at: www.semi.Intersil .com/families/models.htm • Peak Current vs Pulse Width Curve • UIS Rating Curve • |
|
|
|
Intersil Corporation |
N-Channel MOSFET • Logic Level Gate Drive • 20A, 30V • Ultra Low On-Resistance, rDS(ON) = 0.023Ω • Temperature Compensating PSPICE® Model • Temperature Compensating SABER© Model • Thermal Impedance SPICE Model • Thermal Impedance SABER Model • Peak Current vs Pulse W |
|
|
|
Intersil Corporation |
N-Channel MOSFET • Logic Level Gate Drive • 20A, 30V • Ultra Low On-Resistance, rDS(ON) = 0.016Ω • Temperature Compensating PSPICE® Model • Temperature Compensating SABER© Mode • Thermal Impedance SPICE Model • Thermal Impedance SABER Model • Peak Current vs Pulse Wi |
|
|
|
Intersil Corporation |
N-Channel MOSFET • Logic Level Gate Drive • 20A, 30V • Ultra Low On-Resistance, rDS(ON) = 0.016Ω • Temperature Compensating PSPICE® Model • Temperature Compensating SABER© Mode • Thermal Impedance SPICE Model • Thermal Impedance SABER Model • Peak Current vs Pulse Wi |
|
|
|
Intersil Corporation |
N-Channel MOSFET JEDEC TO-252AA DRAIN (FLANGE) GATE SOURCE HUF76407D3 HUF76407D3S • Ultra Low On-Resistance - rDS(ON) = 0.092Ω, VGS = 10V - rDS(ON) = 0.107Ω, VGS = 5V • Simulation Models - Temperature Compensated PSPICE® and SABER© Electrical Models - Spice and S |
|
|
|
Intersil Corporation |
N-Channel MOSFET • Ultra Low On-Resistance - rDS(ON) = 0.023Ω, VGS = 10V - rDS(ON) = 0.027Ω, VGS = 5V • Simulation Models - Temperature Compensated PSPICE® and SABER© Electriecal Models - Spice and SABER Thermal Impedance Models - www.semi.Intersil.com • Peak Current |
|
|
|
Intersil Corporation |
600V/ SMPS Series N-Channel IGBT of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25oC and 150oC. This IGBT is |
|
|
|
Intersil Corporation |
N-Channel MOSFET |
|
|
|
Intersil Corporation |
N-Channel MOSFET • 20A, 55V • Simulation Models - Temperature Compensating PSPICE® and SABER© Models - Thermal Impedance SPICE and SABER Models Available on the WEB at: www.semi.Intersil.com/families/models.htm • Peak Current vs Pulse Width Curve • UIS Rating Curve • |
|
|
|
Intersil Corporation |
N-Channel MOSFET • 20A, 55V • Simulation Models - Temperature Compensating PSPICE® and SABER© Models - Thermal Impedance SPICE and SABER Models Available on the WEB at: www.semi.Intersil.com/families/models.htm • Peak Current vs Pulse Width Curve • UIS Rating Curve • |
|
|
|
Intersil Corporation |
N-Channel MOSFET • 20A, 55V • Simulation Models - Temperature Compensated PSPICE® and SABER© Models - SPICE and SABER Thermal Impedance Models Available on the WEB at: www.semi.Intersil.com/families/models.htm • Peak Current vs Pulse Width Curve • UIS Rating Curve • |
|
|
|
Intersil Corporation |
N-Channel MOSFET • 20A, 55V • Simulation Models - Temperature Compensated PSPICE® and SABER© Models - SPICE and SABER Thermal Impedance Models Available on the WEB at: www.semi.Intersil.com/families/models.htm • Peak Current vs Pulse Width Curve • UIS Rating Curve • |
|
|
|
Intersil Corporation |
N-Channel MOSFET • Ultra Low On-Resistance - rDS(ON) = 0.150Ω, VGS = 10V • Simulation Models - Temperature Compensated PSPICE™ and SABER© Electrical Models - Spice and SABER© Thermal Impedance Models - www.intersil.com • Peak Current vs Pulse Width Curve • UIS Rating |
|