No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
|
|
Integrated Circuit Systems |
3.3 VOLT ZERO DELAY / LOW SKEW BUFFER • • • • • • • • • • • Clock outputs from 10 to 133 MHz Zero input-output delay Eight low skew (<250 ps) outputs Device-to-device skew <700 ps Full CMOS outputs with 25 mA output drive capability at TTL levels 5 V tolerant CLKIN Tri-state mode for boa |
|
|
|
Integrated Circuit Systems |
Frequency Generator & Integrated Buffers Generates the following system clocks: - 6 - CPU Clocks 100/133MHz (2.5V). - 2 - CPU/2 output for synchronous memory reference (2.5V). - 4 - fixed frequency Clocks @ 66.6MHz (3.3V). - 2 - fixed frequency Clocks @ 33.3MHz (3.3V). - 6 - IOAPIC Clocks |
|
|
|
Integrated Circuit Systems |
Charge Controller |
|
|
|
Integrated Circuit Systems |
Programmable System Frequency Generator • 2 - CPUs @2.5V • 1 - IOAPIC @ 2.5V • 13 - SDRAM @ 3.3V • 6 - PCI @3.3V, • 1 - 48MHz, @3.3V • 1 - 24MHz @ 3.3V • 2 - REF @3.3V, 14.318MHz. Features: • Programmable ouput frequency. • Programmable ouput rise/fall time. • Programmable PCI_F and PCICL |
|
|
|
Integrated Circuit Systems |
User Programmable Differential Output Graphics Clock Generator • • • • • • Supports high-resolution graphics - CLK output to 180 MHz Eliminates need for multiple ECL output crystal oscillators Fully programmable synthesizer capability - not just a clock multiplier Available in 20-pin 300-mil wide body SOIC packa |
|
|
|
Integrated Circuit Systems |
Charge Controller |
|
|
|
NTE Electronics |
Integrated Circuit Small-Signal Subsystem for Color TV D Vision IF amplifier with synchronous demodulation D Tuner AGC (negative –going control voltage with increasing signal) D AGC detector for negative modulation D AFC circuit D Video preamplifier D Sound IF amplifier, demodulator, and preamplifier D D |
|
|
|
Integrated Circuit Systems |
32 kHz Motherboard Frequency Generator • • • • • • • • • • • • • Single 32.768 kHz crystal generates all PC motherboard clocks Cost-reduced version of popular ICS9132 Contains internal crystal load capacitors and feedback bias 3 independent clock generators Generates CPU clocks from 12.5 |
|
|
|
Integrated Circuit Systems |
SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER • Packaged in 20-pin SSOP (QSOP) • Highly accurate frequency generation • M/N Multiplier PLL: M = 1..2048, N = 1..1024 • Serially programmable: user determines the output frequency via a 3-wire interface • Spread Spectrum frequency modulation for re |
|
|
|
Integrated Circuit Systems |
Frequency Generator & Integrated Buffers include four CPU, seven PCI and Twelve SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Plus the IOAPIC output powered by VDDL1. One 48 MHz for USB, and one 24 MHz clock for Super IO. Spread Spectrum built in ±1.5% mo |
|
|
|
Integrated Circuit Systems |
CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER • 2 LVCMOS/LVTTL outputs • Selectable crystal oscillator interface or LVCMOS/LVTTL TEST_CLK • Output frequency range: 103.3MHz to 260MHz • Crystal input frequency range: 14MHz to 40MHz • VCO range: 620MHz to 780MHz • Parallel or serial interface for |
|
|
|
Integrated Circuit Systems |
Frequency Generator & Integrated Buffers include two CPU, six PCI and thirteen SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Plus the IOAPIC output powered by VDDL1. One 48 MHz for USB, and one 24 MHz clock for Super IO. Spread Spectrum built in at ±0.25% |
|
|
|
Integrated Circuit Systems |
LOCO PLL Clock Multiplier • • • • • • • • • • • • • • • • • Packaged as 8-pin SOIC or die Available in Pb (lead) free package ICS’ lowest cost PLL clock Zero ppm multiplication error Input crystal frequency of 5 - 27 MHz Input clock frequency of 2 - 50 MHz Output clock freque |
|
|
|
Integrated Circuit Systems |
Programmable Timing Control Hub • 2 - Pair of differential CPU clocks @ 3.3V • 1 - Pair of differential push pull CPU_CS clocks @ 2.5V • 3 - AGP @ 3.3V • 9 - PCI @ 3.3V • 2 - IOAPIC @ 2.5V • 1 - 48MHz @ 3.3V fixed • 1 - 24_48MHz @ 3.3V • 1 - REF @ 3.3V, 14.318MHz Features/Benefits |
|
|
|
Integrated Circuit Systems |
Programmable Timing Control Hub • 2 - CPUs @ 2.5V • 13 - SDRAM @ 3.3V • 3 - 3V66 @ 3.3V • 8 - PCI @3.3V • 1 - 24/48MHz@ 3.3V • 1 - 48MHz @ 3.3V fixed • 1 - REF @3.3V, 14.318MHz Features/Benefits: • Programmable output frequency. • Programmable output divider ratios. • Programmable |
|
|
|
Integrated Circuit Systems |
User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator • Serial programming: Feedback and reference divisors, VCO gain, phase comparator gain, relative phase and test modes. Supports high-resolution graphics - Differential CLK out-puts to 230 MHz Eliminates need for multiple ECL output voltage controlled |
|
|
|
Integrated Circuit Systems |
Pentium/ProTM System Clock Chip include two CPU and six PCI clocks. One reference output is available equal to the crystal frequency. Additionally, the device meets the Pentium power-up stabilization requirement, acheiving stable CPU and PCI clocks 2ms after power-up. PD# pin can e |
|
|
|
Integrated Circuit Systems |
Programmable System Frequency Generator • 2 - CPUs @2.5V • 1 - IOAPIC @ 2.5V • 13 - SDRAM @ 3.3V • 6 - PCI @3.3V, • 1 - 48MHz, @3.3V • 1 - 24MHz @ 3.3V • 2 - REF @3.3V, 14.318MHz. Features: • Programmable ouput frequency. • Programmable ouput rise/fall time. • Programmable PCICLK, PCICLK_ |
|
|
|
Integrated Circuit Systems |
Low Cost 20-Pin Frequency Generator • • • • • • Generator for periphary clock chips as companion device to CPU/SDRAM/PCI generator. Accepts clock input at X1 pin or crystal across X1, X2 pins as 14.31818 MHz nominal inputs. Three REF clock buffer outputs (SREF is Strong) Two 48MHz and |
|
|
|
Integrated Circuit Systems |
Dual Video / Memory Clock Generator |
|