| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
Infineon Technologies |
82C900 • Two interface channels are implemented for the communication with a host device: – the Multiplexed Data/Address Bus can be used by an external CPU to read and write the TwinCAN’s internal registers for initial configuration and control during norm |
|
|
|
|
Infineon Technologies |
32-Bit Single-Chip Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 About this Document . . . . . . . . . . . . . . . . . . . |
|
|
|
|
Infineon Technologies |
32-Bit Single-Chip Microcontroller Description is added for the derivatives of TC1797. Text which describes the endurance of PFlash and DFlash is enhanced. Typo of big-endian support is deleted from the EBU section. The spike-filters parameters are included, tSF1, tSF2. The maximum l |
|
|
|
|
Infineon Technologies |
32-Bit Single-Chip Microcontroller Description is added for the derivatives of TC1797. Text which describes the endurance of PFlash and DFlash is enhanced. Typo of big-endian support is deleted from the EBU section. The spike-filters parameters are included, tSF1, tSF2. The maximum l |
|