| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
64-Mb (8-MB) GL-S MIRRORBIT flash Memory - Software features • Advanced sector protection: offers persistent sector protection and password sector protection • Program Suspend and Resume: read other sectors before programming operation is completed • Erase Suspend and Resume: read / program |
|
|
|
|
Infineon |
1Gb Flash Memory a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that |
|
|
|
|
Infineon |
256Mb Flash Memory a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that |
|
|
|
|
Infineon |
1Gb (128MB) GL-T Flash • 45-nm MIRRORBIT™ technology • Single supply (VCC) for read / program / erase (2.7 V to 3.6 V) • Versatile I/O feature - Wide I/O voltage range (VIO): 1.65 V to VCC • ×8/×16 data bus • Asynchronous 32-byte page read • 512-byte programming buffer - P |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
128Mb Flash Memory a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|
|
|
|
Infineon |
LED/SMPS FLYBACK CONTROLLER Product Summary High voltage fast startup Voltage mode control Critical-conduction / transition mode operation Constant voltage / current regulation High power factor / low iTHD Minimum off time (DCM at light load) Burst mode operatio |
|
|
|
|
Infineon |
512Mb Flash Memory a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that |
|
|
|
|
Infineon |
512Mb (64MB) GL-T Flash • 45-nm MIRRORBIT™ technology • Single supply (VCC) for read / program / erase (2.7 V to 3.6 V) • Versatile I/O feature - Wide I/O voltage range (VIO): 1.65 V to VCC • ×8/×16 data bus • Asynchronous 32-byte page read • 512-byte programming buffer - P |
|
|
|
|
Infineon |
Automotive PSoC 4100S Plus MCU • Automotive Electronics Council (AEC) AEC-Q100 Qualified • 32-bit MCU subsystem - 48-MHz Arm® Cortex®-M0+ CPU - Up to 128 KB of flash with Read Accelerator - Up to 16 KB of SRAM - 8-channel DMA engine • Programmable analog - Two opamps with reconfig |
|