| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
IK Semiconductor |
Phase-Locked Loop and maintains a 0 degree phase shift between SIGIN and COMPIN IN74HC4046AD SOIC signals (duty cycle is immaterial). The linear VCO produces an output TA = -55° to 125° C for all packages signal VCOOUT whose frequency is determined by the voltage of i |
|
|
|
|
IK Semiconductor |
4-Bit Synchronous Binary Up/Down Counter allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low |
|
|
|
|
IK Semiconductor |
Triple 3-Input AND Gate ply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) Value -0.5 to +7.0 -1.5 to VCC +1.5 -0.5 to VCC +0.5 ±20 ±25 ± |
|
|
|
|
IK Semiconductor |
8-Bit Universal Shift/Storage Register a multiplexed parallel input/output data port to achieve full 8-bit handling in a 20 pin package. Due to the large output drive capability and the 3-state feature, this device is ideally suited for interface with bus lines in a bus-oriented system. T |
|
|
|
|
IK Semiconductor |
Quad 2-1 Data Selector/Multiplexer -A3,B0-B3=the levels of the respective Data-Word Inputs 1 www.DataSheet4U.com IN74ACT157 MAXIMUM RATINGS* Symbol VCC VIN VOUT IIN IOUT ICC PD Tstg TL * Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Outpu |
|
|
|
|
IK Semiconductor |
8-Bit Shift Register with Input Latch put Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ Storage Temperature Lead Tempera |
|
|
|
|
IK Semiconductor |
4-Bit Synchronous Binary Counter parallel Load, synchronous Reset, a Carry Output for cascading and count-enable controls. The IN74HCT163A is binary counter with synchronous Reset. • TTL/NMOS Compatible Input Levels • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Vol |
|
|
|
|
IK Semiconductor |
Quad 2-1 Data Selector/Multiplexer B0-B3=the levels of the respective Data-Word Inputs 1 www.DataSheet4U.com IN74ACT158 MAXIMUM RATINGS* Symbol VCC VIN VOUT IIN IOUT ICC PD Tstg TL * Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Vo |
|
|
|
|
IK Semiconductor |
8-Bit Parallel-in Serial-Out Shift Register either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clo |
|
|
|
|
IK Semiconductor |
Octal Bus Transceiver ata Transmitted from Bus B to Bus A (inverted) Data Transmitted from Bus A to Bus B (inverted) Buses Isolated (High Impedance State) w w w .d e e h s a t a . u t4 m o c L H PIN 20=VCC PIN 10 = GND H X X = don’t care 1 www.DataSheet4U.com |
|
|
|
|
IK Semiconductor |
Quad 2-1 Data Selector/Multiplexer uts Y0-Y3 Z A0-A3 B0-B3 w w w .d e e h s a t a . u t4 PIN 16 =VCC PIN 8 = GND m o c L X=don’t care Z = high-impedance state A0-A3,B0-B3=the levels of the respective Nibble Inputs 1 www.DataSheet4U.com IN74AC257 MAXIMUM RATINGS* Symbol V |
|
|
|
|
IK Semiconductor |
Octal D-Type Flip-Flop IN VOUT IIN IOUT ICC PD Tstg TL * Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Pins Pow |
|
|
|
|
IK Semiconductor |
3-8 Decoder/Demultiplexer three Chip Select inputs, two active-low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one o |
|
|
|
|
IK Semiconductor |
Dual 2-4 Decoder/Demultiplexer L H L H Y0 H L H H H Outputs Y1 H H L H H Y2 H H H L H Y3 H H H H L w w w .d h s a t a ee . u t4 m o c X = don’t care 1 www.DataSheet4U.com IN74HC139A MAXIMUM RATINGS* Symbol VCC VIN VOUT IIN IOUT ICC PD Tstg TL * Parameter DC Supply V |
|
|
|
|
IK Semiconductor |
Triple 3-Input Positive-NOR Gate Referenced to GND) DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP** SOIC Package** Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP |
|
|
|
|
IK Semiconductor |
8-Bit Universal Shift/Storage Register a multiplexed parallel input/output data port to achieve full 8-bit handling in a 20 pin package. Due to the large output drive capability and the 3-state feature, this device is ideally suited for interface with bus lines in a bus-oriented system. T |
|
|
|
|
IK Semiconductor |
Octal Buffer/Line Driver N 20=VCC PIN 10 = GND L L H X=don’t care Z = high impedance 1 www.DataSheet4U.com IN74AC244 MAXIMUM RATINGS* Symbol VCC VIN VOUT IIN IOUT ICC PD Tstg TL * Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC O |
|
|
|
|
IK Semiconductor |
Octal D-Type Flip-Flop d e e h s a t a . u t4 m o c X = don’t care Z = high impedance 1 www.DataSheet4U.com IN74HCT374A MAXIMUM RATINGS* Symbol VCC VIN VOUT IIN IOUT ICC PD Tstg TL * Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to G |
|
|
|
|
IK Semiconductor |
Hex Inverter rature Range Value 7.0 7.0 7.0 -65 to +150 Unit V V V °C Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. RECOMMENDED OPERATING CONDIT |
|
|
|
|
IK Semiconductor |
8-Bit Parallel-Out Shift Register gated serial inputs and an asynchronous reset. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip flop to the low level at the ne |
|