| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
ETCTI |
One Channel Differential 2:1 Mux/Demux |
|
|
|
|
ETCTI |
HD3SS3411-Q1 One Channel Differential 2:1 Mux/Demux (Rev. A) |
|
|
|
|
Texas Instruments |
50-mW Ultralow-Voltage Fixed-Gain Stereo Headphone Audio Power Amplifier lifier gain is internally set to 2 dB (inverting) to save board space by eliminating six external resistors. The TPA6101A2 is optimized for battery applications because of its low supply current, shutdown current, and THD+N. To obtain the low-supply |
|
|
|
|
Texas Instruments |
Family Precision 0-Delay Clock Conditioner 12 • Integrated VCO with Very Low Phase Noise Floor • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz • VCO Divider Values of 2 to 8 (All Divides) – Bypassable with VCO Mux When Not in 0delay Mode • Channe |
|
|
|
|
ETCTI |
ONET2804T 28 Gbps 4-Channel Limiting TIA |
|
|
|
|
ETCTI |
4.25Gbps Transimpedance Amplifier with AGC and RSSI |
|
|
|
|
ETCTI |
OC-48 FEC/24/12/3 Sonet/SDH Multirate Transceiver With Enhanced Jitter Toleran (Rev. B) |
|
|
|
|
Texas Instruments |
Dual DC Operated Tone/Volume/Balance Circuit 1 •2 Wide Supply Voltage Range, 9V to 16V • Large Volume Control Range, 75 dB Typical • Tone Control, ±15 dB Typical • Channel Separation, 75 dB Typical • Low Distortion, 0.06% Typical for An Input Level of 0.3 Vrms • High Signal to Noise, 80 dB Typi |
|
|
|
|
Texas Instruments |
High Fidelity Headphone Amplifier •1 SNR of 128dB A-Weighted. • THD of 112.5dB • Current-Feedback Architecture • Output Voltage Noise of 0.9µVrms at Gain = 1V/V (16Ω Load) • Power Supply Range: ±5V to ±15V • 1300V/µs Slew Rate • Can be configured for Single Ended or Differential Inpu |
|
|
|
|
Texas Instruments |
Dual 105mW Headphone Amplifier |
|
|
|
|
Texas Instruments |
One-Cell Li-Ion Charger •1 Charge Faster than Linear Chargers • High-Accuracy Voltage and Current Regulation – Input Current Regulation Accuracy: ±5% (100 mA and 500 mA) – Charge Voltage Regulation Accuracy: ±0.5% (25°C), ±1% (0°C to 125°C) – Charge Current Regulation Accur |
|
|
|
|
Texas Instruments |
STEREO HEADPHONE DRIVER 1 •2 Space Saving Packages – 20-Pin, 4 mm × 4 mm Thin QFN – TPA4411 – Thermally Optimized PowerPAD™ Package – TPA4411M – Thermally Enhanced PowerPAD™ Package – 16-Ball, 2.18 mm × 2.18 mm WCSP • Ground-Referenced Outputs Eliminate DC-Bias Voltages on |
|
|
|
|
ETCTI |
ONET1130EP 11.7 Gbps Transceiver with Modulator Driver (Rev. A) |
|
|
|
|
ETCTI |
11.3Gbps Limiting Amplifier |
|
|
|
|
Texas Instruments |
155-Mbps to 2.5-Gbps Limiting Amplifier D Multi-Rate Operation From 155 Mbps Up To 2.5 Gbps D Low Power Consumption D Input Offset Cancellation D High Input Dynamic Range D Output Disable D Output Polarity Select D CML Data Outputs D Receive Signal Strength Indicator (RSSI) D Loss Of Signa |
|
|
|
|
Texas Instruments |
Clock Conditioner 12 • Integrated VCO with Very Low Phase Noise Floor • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz • VCO Divider Values of 2 to 8 (All Divides) • Channel Divider Values of 1, 2 to 510 (even divides) • L |
|
|
|
|
Texas Instruments |
Stereo Headphone Amplifier •1 Patented DirectPath™ Technology Eliminates Need for DC-Blocking Capacitors – Outputs Biased at 0 V – Excellent Low Frequency Fidelity • Active Click and Pop Suppression • 2.1 mA Typical Supply Current • Fully Differential or Single-Ended Inputs – |
|
|
|
|
Texas Instruments |
One Step-Down DC-DC and Five Linear Regulator |
|
|
|
|
Texas Instruments |
One-Cell Li-Ion Charger •1 Charge Faster than Linear Chargers • High-Accuracy Voltage and Current Regulation – Input Current Regulation Accuracy: ±5% (100 mA and 500 mA) – Charge Voltage Regulation Accuracy: ±0.5% (25°C), ±1% (0°C to 125°C) – Charge Current Regulation Accur |
|
|
|
|
Texas Instruments |
Precision Clock Conditioner •1 20 fs Additive Jitter • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz • Clock Output Frequency Range of 1 to 800 MHz • 3 LVDS and 5 LVPECL Clock Outputs • Dedicated Divider and Delay Blocks on Each Cl |
|