| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
ETC |
Solenoid Valve Output Module with a limit of 2.0A total for all five points. Field wiring is connected to these outputs via a 10-pin connector located on the front panel. The user must provide 24VDC to this connector to power the positive logic outputs, which source current to t |
|
|
|
|
ETC |
Standard Power Supply STANDARD POWER SUPPLY PROGRAMMABLE CONTROLLER INPUT 100-240 VAC 50/60HZ 90 VA ∼ CONNECTIONS FOR AC/DC POWER SOURCE 125 VDC, 50W INTERNAL POWER SOURCE FOR MODULES REQUIRING 24VDC + 24 VDC OUTPUT 0.8A MAX. LITHIUM BACK-UP BATTERY B A T T E R Y |
|
|
|
|
ETC |
IC660EBD120 qbjp+ DB C^kr` >rqlj^qflk ^pprjbp kl l_ifd^qflk lc klqf`b ql eliabop lc qefp al`rjbkq tfqe obpmb`q ql `e^kdbp pr_pbnrbkqiv j^ab+ DB C^kr` >rqlj^qflk j^hbp kl obmobpbkq^qflk lo t^oo^kqv) bumobppba) fjmifba) lo pq^qrqlov tfqe obpmb`q ql) ^ka ^pprjbp kl |
|
|
|
|
Texas Instruments |
POWER LOGIC 8-BIT SHIFT LATCH o the output buffer when shiftregister clear (SRCLR) is high. When SRCLR is low, the input shift register is cleared. When output enable (G) is held high, all data in the output buffers is held low and all drain outputs are off. When G is held low, d |
|
|
|
|
Texas Instruments |
Power Logic 8-Bit Shift Register •1 Low RDS(on), 7 Ω (Typical) • Avalanche Energy, 30 mJ • Eight Power DMOS Transistor Outputs of 100-mA Continuous Current • 250-mA Current Limit Capability • ESD Protection, 2500 V • Output Clamp Voltage, 33 V • Enhanced Cascading for Multiple Stage |
|
|
|
|
Texas Instruments |
POWER LOGIC 8-BIT SHIFT LATCH R C1 This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register |
|
|
|
|
Texas Instruments |
Power Logic 8-Bit Shift Register an independent chopping current-limiting circuit to prevent damage in the case of a short circuit. DRAIN2 1 DRAIN3 2 SRCLR 3 G4 PGND 5 24 DRAIN1 23 DRAIN0 22 SER IN 21 VCC 20 PGND This device contains an 8-bit serial-in, parallel-out shift registe |
|
|
|
|
Texas Instruments |
Power Logic 8-Bit Shift Register •1 Low rDS(on), 7 Ω Typical • Avalanche Energy, 30 mJ • Eight Power DMOS Transistor Outputs of 100-mA Continuous Current • 250-mA Current Limit Capability • ESD Protection, 2500 V • Output Clamp Voltage, 33 V • Devices are Cascadable • Low-Power Cons |
|
|
|
|
Texas Instruments |
POWER LOGIC 8-BIT ADDRESSABLE LATCH HER DRAIN Qio Qio FUNCTION Addressable Latch decoding or demultiplexing mode active-low DMOS outputs. Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (G) inputs H HX Qio L LH L L LL H L HX H Qio M |
|
|
|
|
Texas Instruments |
Power Logic 8-Bit Shift Register an independent chopping current-limiting circuit to prevent damage in the case of a short circuit. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit, D-type storage register. Data transfers through both the shif |
|
|
|
|
Texas Instruments |
POWER LOGIC OCTAL D-TYPE LATCH an open-drain power DMOS transistor output. When clear (CLR) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positivegoing edge of the clock pulse. Clock triggering occurs at a parti |
|
|
|
|
Texas Instruments |
Power Logic 8-Bit Shift Register •1 Low rDS(on),5 Ω (Typical) • Avalanche Energy, 30 mJ • Eight Power DMOS Transistor Outputs of 150-mA Continuous Current • Output Clamp Voltage, 50 V • Devices are Cascadable • Low-Power Consumption 2 Applications • Instrumentation Clusters • Tell-T |
|
|
|
|
Texas Instruments |
POWER LOGIC 8-BIT ADDRESSABLE LATCH an independent chopping current-limiting circuit to prevent damage in the case of a short circuit. Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (G) inputs as enumerated in the function table. In the addres |
|
|
|
|
Texas Instruments |
POWER LOGIC OCTAL D-TYPE LATCH an open-drain power DMOS-transistor output. When clear (CLR) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positivegoing edge of the clock (CLK) pulse. Clock triggering occurs at a |
|
|
|
|
Texas Instruments |
POWER LOGIC 8-BIT ADDRESSABLE LATCH tive-low DMOS outputs. INPUTS CLR G D H LH HLL H HX OUTPUT OF ADDRESSED DRAIN L H Qio EACH OTHER DRAIN Qio Qio Qio FUNCTION Addressable Latch Memory Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (G) in |
|
|
|
|
Texas Instruments |
Power Logic 8-Bit Shift Register voltage loads. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the |
|