| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
ETC |
general purpose 32-bit microprocessors his datasheet, or any error or omission in such information, or any incorrect use of the product. Change Log Issue A (Draft 0.1) (Draft 0.2) B C D draft1 D E Date Sept 1994 Oct 1994 Dec 1994 Dec 1994 Mar 1995 Mar 1995 Mar 1995 Aug 1995 By EH/BJH EH |
|
|
|
|
ETC |
White Warm |
|
|
|
|
Texas Instruments |
ARM Microprocessor 1 • 375- and 456-MHz ARM926EJ-S™ RISC MPU • ARM926EJ-S Core – 32-Bit and 16-Bit ( Thumb®) Instructions – Single-Cycle MAC – ARM Jazelle® Technology – Embedded ICE-RT™ for Real-Time Debug • ARM9™ Memory Architecture – 16KB of Instruction Cache – 16KB |
|
|
|
|
Texas Instruments |
ARM Microprocessor 1 • 375-MHz ARM926EJ-S™ RISC MPU • ARM926EJ-S Core – 32-Bit and 16-Bit ( Thumb®) Instructions – Single-Cycle MAC – ARM Jazelle® Technology – Embedded ICE-RT™ for Real-Time Debug • ARM9™ Memory Architecture – 16KB of Instruction Cache – 16KB of Data C |
|
|
|
|
ETC |
12V OCXO FAST WARM UP ➠ ➠ ➠ ➠ ➠ Fast warm up Standard European pin-out High performance SC cut overtone crystal Custom options available Vibration: IEC 68-2-06 Test Fc 10-55Hz, 1.5mm. 55-500Hz, 10G Ordering Information Product name + option codes (if any) + frequency |
|
|
|
|
ETC |
VDD CONTROL ALARM SOUND • Alarm siren sound. • Minimum external compoment. IC M3764 HORN VDD OPT ALARM SIREN • OPT : OPEN = 6 sound VDD = 6 sound with soft chirp Soft chirp =200ms APPLICATION • Alarm system, Horn etc.. ELECTRICAL CHARACTERISTICS Characteristics |
|
|
|
|
ETC |
Lever Arm Sensor Features and Benefits and Benefits Features • • Clip mounting frame Shrouded terminal accepts Molex SL terminal or equivalent Low operating force Variety of arm configurations available (contact Hamlin) Benefits • No standby power requirement • Hermetically sealed, magne |
|
|
|
|
Texas Instruments |
DSP+ARM Processor 1 • Dual-Core SoC – 200-MHz ARM926EJ-S™ RISC MPU – 200-MHz C674x Fixed- and Floating-Point VLIW DSP • ARM926EJ-S Core – 32- and 16-Bit (Thumb®) Instructions – DSP Instruction Extensions – Single-Cycle MAC – ARM Jazelle® Technology – Embedded ICE-RT™ |
|
|
|
|
Texas Instruments |
ARM Microprocessor 1 • 300-MHz ARM926EJ-S™ RISC MPU • ARM926EJ-S Core – 32-Bit and 16-Bit ( Thumb®) Instructions – Single-Cycle MAC – ARM Jazelle® Technology – Embedded ICE-RT™ for Real-Time Debug • ARM9™ Memory Architecture – 16KB of Instruction Cache – 16KB of Data C |
|
|
|
|
Texas Instruments |
ARM Microprocessor 1 • 375- and 456-MHz ARM926EJ-S™ RISC MPU • Enhanced Direct Memory Access Controller 3 (EDMA3): – 2 Channel Controllers – 3 Transfer Controllers – 64 Independent DMA Channels – 16 Quick DMA Channels – Programmable Transfer Burst Size • 1.8-V or 3.3-V |
|
|
|
|
ETCTI |
TCI6638K2K Multicore DSP+ARM KeyStone II System-on-Chip (SoC) (Rev. D) |
|
|
|
|
Texas Instruments |
DSP+ARM Processor 1 • Dual-Core SoC – 375- and 456-MHz ARM926EJ-S™ RISC MPU – 375- and 456-MHz C674x Fixed- and FloatingPoint VLIW DSP • ARM926EJ-S Core – 32- and 16-Bit (Thumb®) Instructions – DSP Instruction Extensions – Single-Cycle MAC – ARM Jazelle® Technology – |
|
|
|
|
Texas Instruments |
Multicore ARM KeyStoneII System-on-Chip and Description 1.1 Features 1 • ARM® Cortex®-A15 MPCore™ CorePac – Up to Four ARM Cortex-A15 Processor Cores at up to 1.4-GHz – 4MB L2 Cache Memory Shared by all CortexA15 Processor Cores – Full Implementation of ARMv7-A Architecture Instruction Se |
|
|
|
|
Texas Instruments |
Multicore ARM KeyStoneII System-on-Chip and Description 1.1 Features 1 • ARM® Cortex®-A15 MPCore™ CorePac – Up to Four ARM Cortex-A15 Processor Cores at up to 1.4-GHz – 4MB L2 Cache Memory Shared by all CortexA15 Processor Cores – Full Implementation of ARMv7-A Architecture Instruction Se |
|
|
|
|
Texas Instruments |
Multicore DSP+Arm KeyStone-II System-on-Chip 1Processor cores: • Arm® Cortex®-A15 microprocessor unit (Arm A15) subsystem at up to 1000 MHz – Supports full Implementation of Armv7-A architecture instruction set – Integrated SIMDv2 ( Arm® Neon™ Technology) and VFPv4 (Vector Floating Point) – 32K |
|
|
|
|
Texas Instruments |
Sitara ARM Microprocessors 123456 • AM3715/03 Sitara ARM Microprocessors: – Compatible with OMAP™ 3 Architecture – Sitara™ ARM® Microprocessor (MPU) Subsystem • Up to 1-GHz Sitara™ ARM® Cortex™-A8 Core Also supports 300, 600, and 800-MHz operation • NEON™ SIMD Coprocessor – PO |
|
|
|
|
ETC |
12V OCXO FAST WARM UP ➠ ➠ ➠ ➠ ➠ Fast warm up Standard European pin-out High performance SC cut overtone crystal Custom options available Vibration: IEC 68-2-06 Test Fc 10-55Hz, 1.5mm. 55-500Hz, 10G Ordering Information Product name + option codes (if any) + frequency |
|
|
|
|
ETCTI |
Microcontroller Based on the ARM Cortex -R Core (Rev. B) |
|
|
|
|
ETC |
Fire Alarm Control Panel • Five programmable Initiating Device Circuits (zones). Each zone may be programmed for: two-wire smoke detectors, normally open contact devices (pull stations, heat detectors), four-wire smoke detectors, waterflow operation, supervisory operation, a |
|
|
|
|
ETC |
ALARM GENERATOR • • • • • • ® ® Suitable for all SEPA DC-fans and SEPA CPU-Cooler with pulse output Generates an acoustic sound in case fan fails (missing pulses) The alarm will be generated permanently, even if the fan starts after blocking False pole protection in |
|